2009 IEEE Asian Solid-State Circuits Conference 2009
DOI: 10.1109/asscc.2009.5357189
|View full text |Cite
|
Sign up to set email alerts
|

On-die parameter extraction from path-delay measurements

Abstract: Device-parameter estimation through path-delay measurement, which facilitates fast on-die performance prediction and diagnosis, is proposed. With the proposed technique, delays of a set of paths consisting of different logic cells are monitored. Based on the pre-characterized parameter to delay sensitivity, the process variation of a chip is estimated as an inverse problem. Discussion of desirable logic cell combination to form paths that maximize estimation accuracy is presented. Measurement of ring oscillato… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
4
0

Year Published

2009
2009
2023
2023

Publication Types

Select...
4
3

Relationship

1
6

Authors

Journals

citations
Cited by 21 publications
(4 citation statements)
references
References 5 publications
0
4
0
Order By: Relevance
“…The clusters are approximately symmetric between FS (fastslow) and SF (slow-fast) conditions because the effect of increasing/decreasing threshold voltages of nMOS and pMOS transistors result in similar speed-down/speed-up of the path delay. However, due to the different sensitivity of the logic cells to nMOS and pMOS threshold voltages break its symmetry, which has been experimentally observed in [9]. In this case, the numbers of test paths in FF and SS conditions are 33 and 6027, respectively.…”
Section: Resultsmentioning
confidence: 77%
See 2 more Smart Citations
“…The clusters are approximately symmetric between FS (fastslow) and SF (slow-fast) conditions because the effect of increasing/decreasing threshold voltages of nMOS and pMOS transistors result in similar speed-down/speed-up of the path delay. However, due to the different sensitivity of the logic cells to nMOS and pMOS threshold voltages break its symmetry, which has been experimentally observed in [9]. In this case, the numbers of test paths in FF and SS conditions are 33 and 6027, respectively.…”
Section: Resultsmentioning
confidence: 77%
“…Here, the effectiveness of the adaptive test is affected by the accuracy of the sensor circuits and path-clustering algorithm. In [9], the parameter extraction method from ring oscillators' frequencies, which is suitable for the adaptive test, is proposed. It correctly estimates process condition of each chip.…”
Section: Adaptive Test Flowmentioning
confidence: 99%
See 1 more Smart Citation
“…The coefficient of variation across different oscillator instances due to this variation is related to the number of stages by [Takahashi et al 2009]:…”
Section: Ring Oscillator Designmentioning
confidence: 99%