Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143)
DOI: 10.1109/cicc.1998.694914
|View full text |Cite
|
Sign up to set email alerts
|

On a pin versus gate relationship for heterogeneous systems: heterogeneous Rent's rule

Abstract: In this paper the overall pin versus gate relationship of a heterogeneous system is derived based on the Rent's rule parameters of each megacell in the system. It is shown that, a composite Rent's rule successfully describes a heterogeneous collection of megacells.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
10
0

Publication Types

Select...
4
2
1

Relationship

2
5

Authors

Journals

citations
Cited by 13 publications
(10 citation statements)
references
References 4 publications
0
10
0
Order By: Relevance
“…Note that the equivalent megacells Rent's rule parameters can be estimated from the Rent's rule parameters of each megacell by using the heterogeneous Rent's rule[7], as…”
mentioning
confidence: 99%
“…Note that the equivalent megacells Rent's rule parameters can be estimated from the Rent's rule parameters of each megacell by using the heterogeneous Rent's rule[7], as…”
mentioning
confidence: 99%
“…where k 1;2 and p 1;2 are the equivalent Rent's coefficient and exponent, and they are derived as follows [114], [111].…”
Section: D Cost Model 79mentioning
confidence: 99%
“…The net-list information is estimated using the Heterogeneous Rent's Rule [4] to define the connectivity between cells. Heterogeneous Rent's Rule is a newly derived relationship that extends Rent's Rule empirical correlation by establishing an equivalent , and for heterogeneous systems.…”
Section: Genesys Organization and Modelsmentioning
confidence: 99%
“…Equivalent Rent's parameters are calculated for the single processor using the Heterogeneous Rent's Rule [4] for GENESYS to partition wire demands into multi-tier interconnection layers and to find the longest global wire. Clock frequency and chip area for a single processor are then estimated following wire partitioning.…”
Section: Heterogeneous Architecture Modelsmentioning
confidence: 99%
See 1 more Smart Citation