2014
DOI: 10.1002/smll.201303814
|View full text |Cite
|
Sign up to set email alerts
|

Non‐Volatile Ferroelectric Memory with Position‐Addressable Polymer Semiconducting Nanowire

Abstract: One-dimensional nanowires (NWs) have been extensively examined for numerous potential nano-electronic device applications such as transistors, sensors, memories, and photodetectors. The ferroelectric-gate field effect transistors (Fe-FETs) with semiconducting NWs in particular in combination with ferroelectric polymers as gate insulating layers have attracted great attention because of their potential in high density memory integration. However, most of the devices still suffer from low yield of devices mainly… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

7
56
0

Year Published

2015
2015
2019
2019

Publication Types

Select...
7

Relationship

0
7

Authors

Journals

citations
Cited by 54 publications
(63 citation statements)
references
References 50 publications
(73 reference statements)
7
56
0
Order By: Relevance
“…Although the gate pulses used in the dynamic characteristic test are much shorter than those used in stability and endurance tests, a dynamic retention ratio of about 10 5 is still observed under V ds of 0.1 V. Here we also studied the current dynamics of devices with the same D and different W (see Figure S6 in the Supporting Information), the result is in good agreement with our discussion about the impact of different gate sizes. All these results demonstrate an excellent nonvolatility memory behavior of our side‐gated FeFETs, by reference to ferroelectric memory with top‐gated or back‐gated structure in previous works 5, 13, 17, 28, 36…”
supporting
confidence: 75%
See 2 more Smart Citations
“…Although the gate pulses used in the dynamic characteristic test are much shorter than those used in stability and endurance tests, a dynamic retention ratio of about 10 5 is still observed under V ds of 0.1 V. Here we also studied the current dynamics of devices with the same D and different W (see Figure S6 in the Supporting Information), the result is in good agreement with our discussion about the impact of different gate sizes. All these results demonstrate an excellent nonvolatility memory behavior of our side‐gated FeFETs, by reference to ferroelectric memory with top‐gated or back‐gated structure in previous works 5, 13, 17, 28, 36…”
supporting
confidence: 75%
“…It is also noted that our side‐gated devices exhibit excellent performances at room temperature and in ambient air. The leakage current, on/off current ratio, and subthreshold slope ( SS ) all present superior values as compared with those of NW‐based FeFETs reported previously 5, 12, 13, 17, 27. Also, the memory hysteresis characteristics can be effectively controlled by adjusting the side‐gated geometrical parameters.…”
mentioning
confidence: 93%
See 1 more Smart Citation
“…10 Exciting progress has been achieved in flexible electronics 11,12 and ferroelectric flexible memories with organic materials research due to the natural flexibility of the material systems. [13][14][15][16][17][18][19] Nonetheless, key fundamental challenges exist with organic electronics related to their limited thermal budget and operation stability. 16 Another challenge is their ultra-large-scale-integration potential where memory devices must be ultra-scaled for ultra-high-density memory.…”
mentioning
confidence: 99%
“…Actually, most of the reported functional polymer based flexible FeRAMs over the past five years fall within the 7-8 lC/cm 2 P r range at room temperature. [16][17][18][19] Figure 4(c) depicts the reduction in memory window as a function of increased temperature. In supplementary Figure S2, we have shown representative memory window extraction plots at various temperatures.…”
mentioning
confidence: 99%