2021
DOI: 10.1109/led.2020.3037059
|View full text |Cite
|
Sign up to set email alerts
|

Multi-Level Memory Comprising Low-Temperature Poly-Silicon and Oxide TFTs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
4
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
8

Relationship

1
7

Authors

Journals

citations
Cited by 13 publications
(5 citation statements)
references
References 26 publications
0
4
0
Order By: Relevance
“…The reported leakage current of IGZO TFT could be as low as 10 −19 A µm −1 [11], which enables eDRAM with retention of 400 s without extra capacitor fabricated. The low leakage characteristic also enables reliable multi-level storage without frequent refresh [12,67], where 16-level storage can be guaranteed for 17 d with a 7.1 fF cell capacitor [12]. Although the retention of such storage does not reach that of NVMs, it can be regarded as unchanged in some edge computing applications.…”
Section: Almost-nonvolatile Analog Memorymentioning
confidence: 99%
“…The reported leakage current of IGZO TFT could be as low as 10 −19 A µm −1 [11], which enables eDRAM with retention of 400 s without extra capacitor fabricated. The low leakage characteristic also enables reliable multi-level storage without frequent refresh [12,67], where 16-level storage can be guaranteed for 17 d with a 7.1 fF cell capacitor [12]. Although the retention of such storage does not reach that of NVMs, it can be regarded as unchanged in some edge computing applications.…”
Section: Almost-nonvolatile Analog Memorymentioning
confidence: 99%
“…This section reviews the memory cell comprising LTPO TFTs proposed in [24]. The memory cell consists of two transistors and one capacitor, as shown in Figure 1a.…”
Section: Review Of Memory Cell Comprising Ltpo Tftsmentioning
confidence: 99%
“…V D and V S are drain and source voltages of the memory cell, respectively, which can be used for bit-line voltages of the memory cell. Figure 1b shows simulated transfer characteristics of T C depending on the programmed level of V PGD [24]. After programming V PGD through T PG , the voltage level of V RDA was swept and V DS of −0.1 V was applied.…”
Section: Review Of Memory Cell Comprising Ltpo Tftsmentioning
confidence: 99%
“…Recent pixel circuits have utilized low-temperature polycrystalline silicon (LTPS) and oxide (together -LTPO) TFTs, but are still limited by LTPS technology. While LTPS provides high mobility and high on-state current [4][5][6][7], it suffers from volatility and high leakage current [8][9][10][11]. Oxide TFTs have overcome the high leakage current, and make great switching TFTs [12][13][14][15], but most oxide TFTs are unable to reach the required mobility for high frame rate (HFR) performance.…”
Section: Introductionmentioning
confidence: 99%