2019
DOI: 10.1109/ted.2019.2937205
|View full text |Cite
|
Sign up to set email alerts
|

Modeling of Fringing Capacitances of Ion-Implanted Double-Gate Junctionless FETs Using Conformal Mapping

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 6 publications
(1 citation statement)
references
References 28 publications
0
1
0
Order By: Relevance
“…In order to improve the performance of JLT various device structures have been reported in the literature. The JLT structures include, double-gate (DG) junctionless FETs [53], junctionless DGMOSFET with symmetrical side gates [54], tri-gate JLT [55], dielectric pocket DG junctionless FET [56,57] and DG junctionless FETs with a vertical gaussian-like doping profile [58]. However, the variability and the scalability study on single gate JLT considering the impact of substrate doping has not been studied.…”
Section: Introductionmentioning
confidence: 99%
“…In order to improve the performance of JLT various device structures have been reported in the literature. The JLT structures include, double-gate (DG) junctionless FETs [53], junctionless DGMOSFET with symmetrical side gates [54], tri-gate JLT [55], dielectric pocket DG junctionless FET [56,57] and DG junctionless FETs with a vertical gaussian-like doping profile [58]. However, the variability and the scalability study on single gate JLT considering the impact of substrate doping has not been studied.…”
Section: Introductionmentioning
confidence: 99%