Model driven engineering for MPSOC design space exploration

Oliveira, Marcio F. da S.; Brião, Eduardo Wenzel; Nascimento, Francisco Assis de Oliveira; Wagner, Flávio Rech

doi:10.1145/1284480.1284509

Cited by 17 publications

(13 citation statements)

References 15 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The integration of model driven development concept, based on UML profiles, and DSE, has been the focus of other research initiatives: Olivera et al [38] dealt with the exploration space using UML-SPT as a modeling language and the H-Spex (High-level design Space Exploration) tool. In particular, system properties are not well analyzed at design level; the automatic multi-objective design space exploration is tackled with simulation models.…”

Section: Mde and Rts Designmentioning

confidence: 99%

Transformation process of RTS scheduling analysis requirements from UML/MARTE to dynamic priority time Petri Nets

Mahfoudhi

Karamti

2015

J Supercomput

View full text Add to dashboard Cite

The real-time system (RTS) design is a major challenge due to the complexity of the considered application and the appearance of multiprocessor architectures. Most of the research in this area is interested in high abstraction level methods to decrease the design convolution. In particular, the Unified Modeling Language (UML) profiles and the Model Driven Engineering (MDE) aim at being an adequate solution to support the whole life cycle of RTS design with its real-time constraints and performance issues. Based on MDE and the Modeling and Analysis of Real-Time and Embedded systems (MARTE) profile, the present manuscript proposes an interactive partitioning scheduling of RTS running on multiprocessor architecture. A special attention is paid to the scheduling analysis step to accelerate the exploration of HW/SW space solution. Starting from a candidate solution modeled with UML activity and annotated with MARTE stereotypes, a mapping process to dynamic priority time Petri Nets (dPTPN) was defined. The considered dPTPN is able to prove the schedulability or provide a counterexample to determine the partitions causes of temporal fault. This counterexample presents a useful feedback to the HW/SW space solution explorer in the aim to exclude all solution containing the described partitions.

show abstract

Section: Mde and Rts Designmentioning

confidence: 99%

Transformation process of RTS scheduling analysis requirements from UML/MARTE to dynamic priority time Petri Nets

Mahfoudhi

Karamti

2015

J Supercomput

View full text Add to dashboard Cite

show abstract

“…Modeling Multiprocessor Systems: Oliveira et al describe a model-driven approach for MPSoC design space exploration that focuses on addressing the issue of reasoning about complex multiprocessor systems [Oliveira et al 2007]. The tool supports a UML-based approach to design space exploration and an automatic multi-objective design space estimation mechanism.…”

Section: Related Workmentioning

confidence: 99%

Model-driven automation for simulation-based functional verification

Linehan

O'Toole

Clarke

2012

ACM Trans. Des. Autom. Electron. Syst.

View full text Add to dashboard Cite

Developing testbenches for dynamic functional verification of hardware designs is a software intensive process that lies on the critical path of electronic system design. The increasing capabilities of electronic components is contributing to the construction of complex verification environments that are increasingly difficult to understand, maintain, extend and reuse across projects. Modeldriven software engineering addresses issues of complexity, productivity and code quality through the use of high-level system models and subsequent automatic transformations. Reasoning about verification testbench decomposition becomes simpler at higher levels of abstraction. In particular, the aspect-oriented paradigm, when applied at the model level can minimize the overlap in functionality between modules, improving maintainability and reusability. This paper presents an aspect-oriented model-driven engineering process and toolset for the development of hardware verification testbenches. We illustrate how this process and toolset supports modularized design and automatic transformation to verification environment-specific models and source code through an industry case study.

show abstract

“…Additional metamodels and transformations extend this infrastructure to perform design specific tasks such as DSE and verification. Figure 1 illustrates the MODES infrastructure including the models, according to metamodels with the same names, and the flow of transformation between tools, which provides support to DSE (H-SPEX) [19], estimation (SPEU) [20], formal verification (UPPAAL) and co-synthesis (System Designer, Application, Platform and Implementation Managers).…”

Section: Model-driven Engineering Frameworkmentioning

confidence: 99%

A model-driven engineering framework for embedded systems design

Nascimento

Oliveira

Wagner

2011

Innovations Syst Softw Eng

Self Cite

View full text Add to dashboard Cite

This work presents a Model-Driven Engineering (MDE) framework to improve embedded system design. The framework adopts concepts from MDE for the automatic generation of a control and data flow internal representation, starting from the functional specification of an embedded application described using UML class and sequence diagrams. By means of transformations rules applied on the UML model of the embedded system, an MOF-based (Meta Object Facility is a standard representation for meta-models and models proposed by OMG) internal representation is automatically obtained, which is iteratively mapped into a hardware/software implementation by means of model transformations. This mapping is optimized by a design space exploration (DSE) method based on a categorical graph product. The model transformations have also as input a platform model, which specifies the available hardware, software and interface resources, and produce an implementation model, on which software synthesis, communication synthesis and high-level synthesis algorithms are applied to generate the final implementation. A case study is described to illustrate the application of the framework.

show abstract

Model driven engineering for MPSOC design space exploration

Cited by 17 publications

References 15 publications

Transformation process of RTS scheduling analysis requirements from UML/MARTE to dynamic priority time Petri Nets

Transformation process of RTS scheduling analysis requirements from UML/MARTE to dynamic priority time Petri Nets

Model-driven automation for simulation-based functional verification

A model-driven engineering framework for embedded systems design

Contact Info

Product

Resources

About