2009 Design, Automation &Amp; Test in Europe Conference &Amp; Exhibition 2009
DOI: 10.1109/date.2009.5090646
|View full text |Cite
|
Sign up to set email alerts
|

Model-based synthesis and optimization of static multi-rate image processing algorithms

Abstract: Abstract-High computational effort in modern image processing applications like medical imaging or high-resolution video processing often demands for massively parallel special purpose architectures in form of FPGAs or ASICs. However, their efficient implementation is still a challenge, as the design complexity causes exploding development times and costs. This paper presents a new design flow which permits to specify, analyze, and synthesize complex image processing algorithms. A novel buffer requirement anal… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
4
0

Year Published

2010
2010
2018
2018

Publication Types

Select...
3
2
2

Relationship

1
6

Authors

Journals

citations
Cited by 7 publications
(4 citation statements)
references
References 17 publications
0
4
0
Order By: Relevance
“…In the sub-sampled convolution filter, first the image is down-sampled, then the convolution is applied to the down-sampled image and finally the filtered image is up-sampled. A block diagram of a multi-resolution filter is provided by Keinert et al [19]. Table 1 shows the analysis results for the mentioned applications using several input image sizes.…”
Section: G(ρ)mentioning
confidence: 99%
“…In the sub-sampled convolution filter, first the image is down-sampled, then the convolution is applied to the down-sampled image and finally the filtered image is up-sampled. A block diagram of a multi-resolution filter is provided by Keinert et al [19]. Table 1 shows the analysis results for the mentioned applications using several input image sizes.…”
Section: G(ρ)mentioning
confidence: 99%
“…The dimensioning of intermediate memories in form of shift registers between the different blocks was done by the techniques proposed in [8] and verified by VHDL simulation. Here, in particular, the buffer on connection f 0 is very expensive since block reconstruct0 has to synchronize with the worst case datapath, which leads from the first decompose step down to the maximum depth of the filter and along all of the reconstruct stages until just after the second to last step before the data can be combined to form the final output (see Figure 2).…”
Section: Fpga Implementationmentioning
confidence: 99%
“…A number of model-based design approaches [12,16,22,19] for firm real-time parallel streaming applications are based on conservative dataflow actor models such as Synchronous Dataflow [17,23] or a slight generalisation, CycloStatic Dataflow CSDF [2]. Repetitive actors on suitably arbitrated resources can be modelled accurately and with performance guarantees, as data-driven, self-timed dataflow actors.…”
Section: Introductionmentioning
confidence: 99%