Methodology for Efficient Substrate Noise Analysis in Large-Scale Mixed-Signal Circuits

Abstract

Abstract-A methodology is proposed to efficiently analyze substrate noise coupled to a sensitive block due to an aggressor digital block in large-scale mixed-signal circuits. The methodology is based on identifying voltage domains on the substrate by exploiting the small spatial voltage differences on the ground distribution network of the aggressor circuit. Specifically, similarly biased regions on the substrate short-circuited by the ground network are determined, and each of these regions is represented by a single equivalent input port to the substrate. The remaining ports within that domain are ignored to reduce the computational complexity of the extraction process. An algorithm with linear time complexity is proposed to merge those substrate contacts exhibiting a voltage difference smaller than a specified value, identifying a voltage domain. An equivalent contact is placed at the geometric mean of the merged contacts, ignoring all of the remaining ports such as the source/drain junctions of the devices. The ground network impedance is updated for each merged contact based on the proposed algorithm to maintain sufficient accuracy of the noise voltage. The substrate with reduced input ports is extracted using an existing extraction tool to analyze the noise at the sense node. As compared to the full extraction of an aggressor circuit, the methodology achieves a reduction of more than four orders of magnitude in the number of extracted substrate resistors with a peak-to-peak error of 24%.Index Terms-Ground noise, high level analysis methodology, mixed-signal ICs, substrate coupling noise, substrate extraction, substrate noise analysis.

Fractional-Order 2 × n RLC Circuit Network

“…Therefore, circuit networks cannot merely be considered as a science, but also a technology, which shows their charm. [3][4][5][6][7][8][9][10][11] Over the past few decades, researchers have published some papers on the integer circuit networks with the method of the random walks, 12 the theory of harmonic functions, 13¯r st-passage processes 14 and the lattice Green's functions 15 and so on. However, the past e®orts have been focused mainly on analyzing the resistances 16,17 or capacitances 18,19 of the integer order single-component circuit networks.…”

Frequency-Independent Warning Detection Sequential for Dynamic Voltage and Frequency Scaling in ASICs

“…Hence, this edge detector can be used in low supply voltage applications. We have performed the substrate noise simulation [33] of the edge detector which shows that it is immune to substrate noise even at low supply voltage of 0.5V.…”

Estimation and Analysis of Higher-Order Harmonics in Advanced Integrated Circuits to Implement Noise-Free Future-Generation Micro- and Nanoelectromechanical Systems

“…We need accurate and reliable design tools for the estimation of switching noise coupled from the digital part into analog to implement noise-free integrated circuits for use in future-generation electromechanical systems. Switching noise is of significant importance, as it propagates to the RF section via I/O pins and substrate and can cumulatively reach several hundred millivolts [ 6 , 7 , 8 , 9 , 10 , 11 ]. Transistor model quality and choice of input signal play a significant role in the exact estimation of switching harmonics.…”