LVTTL and SSTL IO Standards Based Energy Efficient FSM Design on 16nm Ultrascale Plus FPGA

Pandey, Bishwajeet; Bisht, Vaishnavi; Ahmed, Sajjad; Tomar, Geetam Singh; Vargas, Doris Esenarro

doi:10.1109/cicn49253.2020.9242605

2020 12th International Conference on Computational Intelligence and Communication Networks (CICN) 2020

DOI: 10.1109/cicn49253.2020.9242605

|View full text |Cite

LVTTL and SSTL IO Standards Based Energy Efficient FSM Design on 16nm Ultrascale Plus FPGA

Bishwajeet Pandey¹,

Vaishnavi Bisht²,

Sajjad Ahmed

et al.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2021

2024

Publication Types

Select...

Other4

Relationship

Self Cite0

Independent4

Authors

Journals

Cited by 4 publications

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

UVM Based Verification of an Ethernet MAC using Wishbone Bus

Charyulu,

Kanth,

Kushwah

2024

2024 IEEE 13th International Conference on Communication Systems and Network Technologies (CSNT)

View full text Add to dashboard Cite

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

LVTTL and SSTL IO Standards Based Energy Efficient FSM Design on 16nm Ultrascale Plus FPGA

Cited by 4 publications

References 4 publications

UVM Based Verification of an Ethernet MAC using Wishbone Bus

UVM Based Verification of an Ethernet MAC using Wishbone Bus

Power-Efficient Secured Hardware Design of AES Algorithm on High Performance FPGA

Power Optimization of 8-bit Register on Ultra Scale FPGA using Low Voltage CMOS I/O Standard

Contact Info

Product

Resources

About