<title>ESD protection design for advanced CMOS</title>

Abstract

ESD effects in integrated circuits have become a major concern as today's technologies shrink to sub-micron/deep-submicron dimensions. The thinner gate oxide and shallower junction depth used in the advanced technologies make them very vulnerable to ESD damages. The advanced techniques like silicidation and STI (shallow trench insulation) used for improving other device performances make ESD design even more challenging. For non-silicided technologies, a certain DCGS (drain contact to gate edge spacing) is needed to achieve ESD hardness for nMOS output drivers and nMOS protection transistors. The typical DCGS values are 4-5um and 2-3um for 0.5um and 0.25um CMOS, respectively. The silicidation reduces the ballast resistance provided by DCGS with at least a factor of 10. As a result, scaling of the ESD performance with device width is lost and even zero ESD performance is reported for standard silicided devices.The device level ESD design is focused in this paper, which includes GGNMOS (gate grounded NMOS) and GCNMOS (gate coupled NMOS). The device level ESD testing including TLP (transmission line pulse) is given. Several ESD issues caused by advanced technologies have been pointed out. The possible solutions have been developed and summarized including silicide blocking, process optimization, back-end ballasting, and new protection scheme, dummy gate/n-well resistor ballsting, etc. Some of them require process cost increase, and others provide novel, compact, and simple design but involving royalty/IP (intellectual property) issue. Circuit level ESD design and layout design considerations are covered. The top-level ESD protection strategies are also given.

A Design of BJT-based ESD Protection Device combining SCR for High Voltage Power Clamps

“…In recent years, with increasing demands for high voltage in modern electronic circuits such as automobile, power management, power distribution, and driver ICs, high voltage ICs have become widely used in today's IC products [1]. At the same time, electrostatic discharge (ESD) protection in these high voltage technologies has become much more difficult than in standard CMOS logic technologies [2].…”

Electrical Characteristics and Thermal Reliability of Stacked-SCRs ESD Protection Device for High Voltage Applications

“…With a rapid increase in the demands on high voltage applications in modern electronic circuits such as automotive, power management, power distribution and driver ICs, high voltage ICs are being widely used in IC products nowadays [1]. The LDMOSFET (Lateral Double Diffuse MOSFET) is widely used as a switching device, an output driver and for general ESD protection in high voltage ICs.…”

Electrical characteristics of novel SCR - based ESD protection for power clamp

“…However, the malfunction and breakdown of circuits is being gradually acknowledged as a serious problem. The damage caused by ESD/EOS accounts for more than 70% of the destruction of the entire semiconductor integrated circuits [1]. For this reason, ESD is one of the most important items in terms of integrated circuits in safety issues and reliability issues [2].…”