2014
DOI: 10.1109/tsm.2014.2323941
|View full text |Cite
|
Sign up to set email alerts
|

Low-Temperature Oxide Wafer Bonding for 3-D Integration: Chemistry of Bulk Oxide Matters

Abstract: The effect of bulk chemistry of deposited oxide materials on the eventual wafer bonding energy was fundamentally studied. Although low-temperature silicon oxide (LTO) and tetraethyl orthosilicate (TEOS) exhibited the same bulk density, and nitrogen plasma generated a higher degree of surface activation for TEOS than LTO, using LTO as the bonding oxide resulted in a much higher bonding energy than TEOS. This was attributed to the relatively high percentage of hydrogen-bonded silanol groups in LTO, which pointed… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

1
3
0

Year Published

2014
2014
2023
2023

Publication Types

Select...
5
1

Relationship

1
5

Authors

Journals

citations
Cited by 6 publications
(4 citation statements)
references
References 24 publications
(16 reference statements)
1
3
0
Order By: Relevance
“…a byproduct of the oxidation reaction (6). On the other hand, water also enhances the bonding energy, as previously described in published mechanisms (5,7).…”
Section: Introductionsupporting
confidence: 65%
See 1 more Smart Citation
“…a byproduct of the oxidation reaction (6). On the other hand, water also enhances the bonding energy, as previously described in published mechanisms (5,7).…”
Section: Introductionsupporting
confidence: 65%
“…The square markers represent the series with Ī³=2.5 J/m 2 , while the round markers represent the series with Ī³=0.95 J/m 2 . Additionally, on the same graph, we plot equation [7], which depicts the variation of h as a function of R for a given Ī³.…”
Section: š‘ƒ = š‘ƒmentioning
confidence: 99%
“…After connecting the A x vias to the F x thin wires on the front side of the wafer, bonding dielectrics are deposited, planarized, and activated for low-temperature oxide bonding (flipped) to the lower wafer (handle or x-1). [12] The bonded wafer is thinned to <7 Āµm to reveal the A x via bottom from the backside. For x>1 strata, inter-vias (E x , 1 Āµm in diameter) are fabricated from the backside using a process designed specifically to etch the remaining Si of the x strata and its complex FEOL/BEOL dielectric stack on the front side, the bonding dielectrics, and the interlayer dielectric stack on the back side of the x-1 strata.…”
Section: Introductionmentioning
confidence: 99%
“…Wafer bonding misalignment is consistently <1.25 Āµm (6Ļƒ), with bonding energy >1.6 J/m 2 as measured using the Maszara method. [12] Figs. 4 and 5 show the well-connected B 1 -A 1 -F 1 and B 1 -E 2 -B 2 -A 2 -F 2 chains, respectively, which play the most critical roles in the present multi-stacking interconnect technology.…”
Section: Introductionmentioning
confidence: 99%