2010
DOI: 10.1109/tdmr.2009.2039215
|View full text |Cite
|
Sign up to set email alerts
|

Limitations of Poole–Frenkel Conduction in Bilayer $\hbox{HfO}_{2}/\hbox{SiO}_{2}$ MOS Devices

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

4
18
0

Year Published

2010
2010
2017
2017

Publication Types

Select...
7

Relationship

0
7

Authors

Journals

citations
Cited by 50 publications
(22 citation statements)
references
References 22 publications
4
18
0
Order By: Relevance
“…[221][222][223][224] This is consistent with the general appearance of the HfO 2 IV trace in Fig. 4 differing from that for Al 2 O 3 and SiO 2 .…”
supporting
confidence: 84%
“…[221][222][223][224] This is consistent with the general appearance of the HfO 2 IV trace in Fig. 4 differing from that for Al 2 O 3 and SiO 2 .…”
supporting
confidence: 84%
“…In case of chemical IL devices, the estimated trap level energy (u t ) of 0.19 eV is very close to the reported value of 0.21 eV (Ref. 18) since in both cases the measurement was taken on exactly the similar gate stacks, HfO 2 (3 nm)/SiO 2 (1.1 nm), and also u t value was extracted from the temperature dependent I-V data. Thus, doubly negatively charged oxygen vacancies are the active defects in HfO 2 dielectric for the PF conduction mechanism in our devices for both ILs.…”
supporting
confidence: 83%
“…16 The trap level energy of 0.16 eV for ISSG IL devices is a good match with the reported value of 0.3 eV obtained from the temperature dependent I-V measurements on similar gate stacks. 17 Since the u t value is thickness dependent for bulk high-k dielectric, 18 we expect a smaller value of u t in our gate stacks with ISSG IL having a 3 nm high-k layer whereas Chowdhury and Misra 17 have used a thicker high-k layer of 3.5 nm. In case of chemical IL devices, the estimated trap level energy (u t ) of 0.19 eV is very close to the reported value of 0.21 eV (Ref.…”
mentioning
confidence: 98%
“…For the past few decades, dimension of silicon (Si)-based metal-oxide-semiconductor (MOS) devices has been continuously downscaled to comply with the demand of a better electronic performance [1][2][3]. Ultimately, native oxide of the Si (SiO 2 ) has been pushed to its theoretical limits when its physical thickness is reduced to 1 nm range.…”
Section: Introductionmentioning
confidence: 99%