1985
DOI: 10.1116/1.573240
|View full text |Cite
|
Sign up to set email alerts
|

Investigation of generation processes at the SiO2/HgCdTe interface by gate controlled diodes

Abstract: HgCdTe gated photodiodes are studied theoretically and experimentally for surface leakage current mechanism limiting diode performance. Use of a second field plate beyond the perimeter gate has allowed clear identification of leakage components associated with surface state generation, depletion region generation, and field induced tunneling. The fundamental features of the leakage current profiles are derived from MOS theory, and exhibit characteristics similar to the properties of the SiO2/Si interface with … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
2
0

Year Published

1987
1987
2011
2011

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 14 publications
(2 citation statements)
references
References 0 publications
0
2
0
Order By: Relevance
“…A similar effect has been observed in gated HgCdTe photodiodes. 15 The flatband voltage shift from a device without an anneal to a device annealed at 400 C is 3.55 V. Assuming that this shift is entirely due to a change in the fixed charge, DQ f , this corresponds to a DQ f ¼ C ox * DV FB ¼ 1.5 Â 10 12 cm À2 . Similar shifts in the flatband voltage were seen when capacitors were annealed at 400 C in forming gas and in vacuum, suggesting that the primary cause of the shift is temperature and not annealing ambient.…”
mentioning
confidence: 99%
“…A similar effect has been observed in gated HgCdTe photodiodes. 15 The flatband voltage shift from a device without an anneal to a device annealed at 400 C is 3.55 V. Assuming that this shift is entirely due to a change in the fixed charge, DQ f , this corresponds to a DQ f ¼ C ox * DV FB ¼ 1.5 Â 10 12 cm À2 . Similar shifts in the flatband voltage were seen when capacitors were annealed at 400 C in forming gas and in vacuum, suggesting that the primary cause of the shift is temperature and not annealing ambient.…”
mentioning
confidence: 99%
“…The value R SCR A d is determined by the processes of generation, including tunneling, of minority charge carriers through deep layers in the SCR and through surface states at the dielectric -semiconductor interface, by diffusion of the minority charge carriers from a quasi-neutral volume, and by background photogeneration. The main mechanisms for limitation of the SCR differential resistance have already been experimentally studied for MIS structures based on bulk HgCdTe in [4,[9][10][11][12][13].…”
mentioning
confidence: 99%