Integrated Microchannel Cooling for Three-Dimensional Electronic Circuit Architectures

Abstract

The semiconductor community is developing three-dimensional circuits that integrate logic, memory, optoelectronic and radio-frequency devices, and microelectromechanical systems. These three-dimensional (3D) circuits pose important challenges for thermal management due to the increasing heat load per unit surface area. This paper theoretically studies 3D circuit cooling by means of an integrated microchannel network. Predictions are based on thermal models solving one-dimensional conservation equations for boiling convection along microchannels, and are consistent with past data obtained from straight channels. The model is combined within a thermal resistance network to predict temperature distributions in logic and memory. The calculations indicate that a layer of integrated microchannel cooling can remove heat densities up to 135W/cm2 within a 3D architecture with a maximum circuit temperature of 85°C. The cooling strategy described in this paper will enable 3D circuits to include greater numbers of active levels while exposing external surface area for functional signal transmission.

Memory technology for extended large-scale integration in future electronics applications

“…Thermal vias can alleviate this problem, but again innovative techniques are called for, such as micro-channel cooling [7] and dynamic activity management with built-in sensors and sensing functions to monitor the operating temperature.…”

Cold Zone Exploration Using Position of Maximum Nusselt Number for Inclined Air Jet Cooling

“…But even it has good thermal conductivity and a higher heat of evaporation, its dielectric constant is the parameter that prevents it from day to day use. In micro channel cooling, higher heat densities are to be removed [6]. Liquid metal cooling is also used which remains liquid and also has a low coefficient of thermal expansion and can be used for cooling systems up to 200 W per square cm [1].…”

A study of stacking limit and scaling in 3D ICs: an interconnect perspective

“…The three dimensional thermal model of Koo et al [16] is modified for our work to consider the lateral temperature and flow rate distribution caused by a non-uniform power/heat flux distribution. It is assumed that the temperatures of both the fluid and solid are uniform within each grid point.…”