Improving performance of robust Self Adaptive Caches by optimizing the switching algorithm

Agnola, Liviu; Vlăduţiu, Mircea; Udrescu, Mihai; Prodan, Lucian

doi:10.1109/ddecs.2011.5783099

Cited by 3 publications

(1 citation statement)

References 10 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In the future we propose to merge this method to the one described in [10] in order to furthermore improve the performance and decrease the overhead both in energy consume and area overhead. Also for the increase of performance we will analyze the advantages and disadvantages of adding a non-concurrent BIST which from time to time will test the memory to see if there are any locations that can be taken out of the L-Zone and given back to normal use.…”

Section: Conclussions and Future Workmentioning

confidence: 97%

Improving performance and area overhead by reducing the switching table for Self Adaptive cache Memories

Agnola

Vlăduţiu

Udrescu

et al. 2011

2011 IEEE 17th International Symposium for Design and Technology in Electronic Packaging (SIITME)

Self Cite

View full text Add to dashboard Cite

This paper proposes a number of improvements for the switching table used by the Self Adaptive cache Memories (SAM) method, as described in [1]. The Switching Table is used for maintaining performance in a continuously degrading memory. The proposed improvements aim at decreasing the size of the switching table. This can be achieved by eliminating some of the redundant and idle entries, which also generate performance degradation and area overhead increase. Also we present a comparative analysis for the SAM method with and without the improvements proposed, in regard to reduction of the overhead and increase in speed. The simulation results have shown that the number of entries in the switching table can be reduced up to 68%. Also we have shown by simulations that we can reduce the time penalty with up to over 80%.

show abstract

Section: Conclussions and Future Workmentioning

confidence: 97%

Improving performance and area overhead by reducing the switching table for Self Adaptive cache Memories

Agnola

Vlăduţiu

Udrescu

et al. 2011

2011 IEEE 17th International Symposium for Design and Technology in Electronic Packaging (SIITME)

Self Cite

View full text Add to dashboard Cite

show abstract

Simplified selective fault tolerance technique for protection of selected inputs via triple modular redundancy systems

Agnola

Vlăduţiu

Udrescu

et al. 2012

2012 7th IEEE International Symposium on Applied Computational Intelligence and Informatics (SACI)

View full text Add to dashboard Cite

Electronic Infrastructure Aimed At Improving Comunication And Education For Business And Academia

Agnola

Cofaru

2014

Balkan Region Conference on Engineering and Business Education

View full text Add to dashboard Cite

This paper will present an educational method that will help link academia and business. This method will help improve the relations between academia and business in the field of building and testing memory systems. We will provide the basic theoretical structure of our method, and will provide our readers with a case study of one particular testing method that can breach the barrier between academia and business. This method will help both parts in improving their production methods and testing techniques. Our method will promote extended communication by using electronic means (e.g. e-mail, electronic reports, etc.), which will help the two parties work together more efficiently. We will provide an electronic infrastructure that will ease the communication between the two parties. We will also provide a study on a particular example that will prove that there are significant improvements regarding communication and learning, while also reducing the time needed for the academia methods to be implemented in business.

show abstract

Improving performance of robust Self Adaptive Caches by optimizing the switching algorithm

Cited by 3 publications

References 10 publications

Improving performance and area overhead by reducing the switching table for Self Adaptive cache Memories

Improving performance and area overhead by reducing the switching table for Self Adaptive cache Memories

Simplified selective fault tolerance technique for protection of selected inputs via triple modular redundancy systems

Electronic Infrastructure Aimed At Improving Comunication And Education For Business And Academia

Contact Info

Product

Resources

About