2006
DOI: 10.1016/j.mseb.2006.06.048
|View full text |Cite
|
Sign up to set email alerts
|

Improved CMOS performance via enhanced carrier mobility

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3

Citation Types

0
3
0

Year Published

2008
2008
2010
2010

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(3 citation statements)
references
References 33 publications
0
3
0
Order By: Relevance
“…6 Controlling strain is then a challenge and its characterization both experimentally and theoretically an important advancement. 7,8 Indeed, with the continuous decrease in the size of devices, it becomes important to understand the properties of materials and boundaries at lower and lower dimensions, which requires to develop specific experimental and numerical methods. From the former point of view, recent methods like holography interferometry allow to map strain in materials at nanometric scale with high resolution.…”
Section: Introductionmentioning
confidence: 99%
“…6 Controlling strain is then a challenge and its characterization both experimentally and theoretically an important advancement. 7,8 Indeed, with the continuous decrease in the size of devices, it becomes important to understand the properties of materials and boundaries at lower and lower dimensions, which requires to develop specific experimental and numerical methods. From the former point of view, recent methods like holography interferometry allow to map strain in materials at nanometric scale with high resolution.…”
Section: Introductionmentioning
confidence: 99%
“…Several approaches for achieving enhanced mobility in CMOS devices are reviewed. Methods for achieving defect-free strained Si structures have also been discussed elsewhere [1].…”
Section: Introductionmentioning
confidence: 99%
“…By using this method, we are able to get as good as trench profile image by Polishing. The 45° notch oriented device on <100> surface orientation wafer results in 10-20% PMOS transistor current gain without degradation on NMOS transistor [1]. This orientation challenges FA analyst in sample preparation.…”
Section: Introductionmentioning
confidence: 99%