1999 IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings (Cat No.99CH36314)
DOI: 10.1109/issm.1999.808761
|View full text |Cite
|
Sign up to set email alerts
|

Implementation of the IMEC-Clean in advanced CMOS manufacturing

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
13
0

Publication Types

Select...
7
1

Relationship

1
7

Authors

Journals

citations
Cited by 20 publications
(14 citation statements)
references
References 1 publication
0
13
0
Order By: Relevance
“…300 mm blanket Si wafers are first preconditioned using an Imec clean, 21 which includes an oxidation step, an hydrofluoric acid (HF) based step and a reoxidizing passivating step to grow a clean oxide. Afterwards, 78 nm SiO 2 particles are spin coated on top of the wafer surface, to reach a concentration of about 10 6 particles= cm 2 .…”
Section: Particle Removal Efficiency (Pre)mentioning
confidence: 99%
“…300 mm blanket Si wafers are first preconditioned using an Imec clean, 21 which includes an oxidation step, an hydrofluoric acid (HF) based step and a reoxidizing passivating step to grow a clean oxide. Afterwards, 78 nm SiO 2 particles are spin coated on top of the wafer surface, to reach a concentration of about 10 6 particles= cm 2 .…”
Section: Particle Removal Efficiency (Pre)mentioning
confidence: 99%
“…200 mm Si(100) wafers doped with boron (1 × 10 16 atoms/cm 3 ) are used to investigate the O deposition on H-terminated Si(100). The wafers undergo a standard clean [27] followed by an HF dip in a 2% HF/H 2 O solution for 30 s to remove the native oxide and metal contaminations. After wet processing, the wafers are loaded into the load ports of the cluster.…”
Section: Methodsmentioning
confidence: 99%
“…These studies included Marc Heyns ͑Fig. 27͒, [360][361][362] Journal of The Electrochemical Society, 149 ͑5͒ S35-S58 ͑2002͒ S49 extensive monograph summarizing a number of cleaning technology and surface preparation processes and their relation to enhanced device performance. 368 The preparation of the silicon surface, cleaning, passivation, and surface morphology, has played a significant role in ensuring the development of improved device performance and yield.…”
Section: Surfaces and Wafer Cleaningmentioning
confidence: 99%