2018
DOI: 10.1016/j.microrel.2018.06.036
|View full text |Cite
|
Sign up to set email alerts
|

Impact of the substrate and buffer design on the performance of GaN on Si power HEMTs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
6
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
8
1

Relationship

0
9

Authors

Journals

citations
Cited by 17 publications
(9 citation statements)
references
References 7 publications
0
6
0
Order By: Relevance
“…The slope of the current curves is altered and the increase of current is capped when the drain voltage reached 22 V. This is due to the formation of a depletion region under high drain voltages at the silicon substrate. The depleted regions limit the voltage in the epi-structure and restrict the leakage current [28,29]. During depletion of the buffer, the electric field across the buffer increases and the carriers left behind are generated or ionized, allowing the leakage current to recover and increase the breakdown.…”
Section: Resultsmentioning
confidence: 99%
“…The slope of the current curves is altered and the increase of current is capped when the drain voltage reached 22 V. This is due to the formation of a depletion region under high drain voltages at the silicon substrate. The depleted regions limit the voltage in the epi-structure and restrict the leakage current [28,29]. During depletion of the buffer, the electric field across the buffer increases and the carriers left behind are generated or ionized, allowing the leakage current to recover and increase the breakdown.…”
Section: Resultsmentioning
confidence: 99%
“…All these defect levels result in the decrease of output current when the HEMT switched to on‐state, so‐called current collapse (CC) phenomenon. [ 82,83 ] The electrons trapping and detrapping processes also lead to a V th hysteresis behavior, which is usually observed in the MIS‐HEMT devices due to the near‐surface traps on the gate dielectrics.…”
Section: Modified Buffer Structuresmentioning
confidence: 99%
“…It is also related to traps created in the buffer layer because of the lattice mismatch between the Si substrate and the GaN layer. During high-voltage operation, because of the fringing electric field between drain and source (and gate) electrodes, 2DEG (2-dimensional electron gas) carriers are forced to move across the intrinsic GaN barriers and trapped by the C-dopants and material defects [9]. The channel resistance increase during the stress state and decrease during recovery can be modeled based on the emission, redistribution, and retrapping of holes within the carbon-doped buffer [10].…”
Section: Introductionmentioning
confidence: 99%