IEEE International Conference on Group IV Photonics, 2005. @Nd
DOI: 10.1109/group4.2005.1516455
|View full text |Cite
|
Sign up to set email alerts
|

Hybrid integration of III/V lasers on a silicon-on-insulator (SOI) optical board

Abstract: Abstract-A multipurpose optical platform in SOI technology is presented. Hybrid integration of the active devices is realised by AuSn solder technology. The device adjustment by passive self-alignment is in the 1 µm tolerance range.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
7
0

Publication Types

Select...
7
3

Relationship

1
9

Authors

Journals

citations
Cited by 16 publications
(7 citation statements)
references
References 4 publications
(4 reference statements)
0
7
0
Order By: Relevance
“…One method to couple light from the waveguide to the detector is to make use of a grating etched in the SOI waveguide to couple light vertically out of the waveguide and into the detector on top of it. Another possibility is to butt couple the detector and waveguide [19]. Flip-chip integration has been used for many years and, as a result, is a relatively mature process.…”
Section: Heterogeneous Integrationmentioning
confidence: 99%
“…One method to couple light from the waveguide to the detector is to make use of a grating etched in the SOI waveguide to couple light vertically out of the waveguide and into the detector on top of it. Another possibility is to butt couple the detector and waveguide [19]. Flip-chip integration has been used for many years and, as a result, is a relatively mature process.…”
Section: Heterogeneous Integrationmentioning
confidence: 99%
“…Flip-chip is the most matured technique, in which the finished optoelectronic components or chips are flipped over and bonded on the SOI circuit through soldering. 18 This sort of package-level integration is time-consuming and also less dense, since each of the chips has to be aligned and bonded sequentially. Hetero-epitaxial growth of III-V on silicon, on the other hand, offers the potential of dense integration.…”
Section: Introductionmentioning
confidence: 99%
“…Eutectic gold-tin (80Au20Sn) solder bumps deposited on the third plane are used for the electrical connection of active devices as well as for the precise passive alignment process. Details are given in Ref [1].…”
Section: Conceptmentioning
confidence: 99%