High-speed VLSI architectures for the AES algorithm

Zhang, Xinmiao; Parhi, Keshab K.

doi:10.1109/tvlsi.2004.832943

Cited by 343 publications

(41 citation statements)

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…After an initial addroundkey, a round function is applied to the data block (consisting of bytesub, shiftrows, mixcolumns and addroundkey transformation, respectively). It is performed iteratively (Nr times) depending on the key length [14].…”

Section: Fig 1: Aes Algorithm-encryption Structurementioning

confidence: 99%

Crypto-Compression Image Scheme using DWT and AES-Arnold Transforms

Alhijaj¹,

Khudhair²,

shihab³

2017

IJCA

View full text Add to dashboard Cite

With the fast evolution of digital data exchange, security of information becomes massively important in data storage and transmission. Due to the increasing use of images in an different process, it is essential to protect the confidential image data from unauthorized access. If encryption is not well performed then there may be possibility of stealing the information. Image compression is also essential where images need to be stored, transmitted or viewed quickly and efficiently. The current paper proposes an efficient technique to compress image by using Daubechies wavelet transforms. Moreover, it uses two algorithms which are advanced encryption standard (AES) and Arnold transform method for encryption the image. Experimental results show efficient technique that is simple in implementation and has high degree of security.

show abstract

Section: Fig 1: Aes Algorithm-encryption Structurementioning

confidence: 99%

Crypto-Compression Image Scheme using DWT and AES-Arnold Transforms

Alhijaj¹,

Khudhair²,

shihab³

2017

IJCA

View full text Add to dashboard Cite

show abstract

“…The most common coefficient multiplication is {02}× operation, which is often called xtime function [1]. Different xtime block sharing strategies are proposed in [5,6,7,8,9,10,11,12,13,14].…”

Section: Introductionmentioning

confidence: 99%

A full matrix joint optimization method for hardware implementation of AES MixColumns/InvMixColumns

Zhang

Yang

Zheng

et al. 2020

IEICE Electron. Express

View full text Add to dashboard Cite

“…However, they report the bare minimal focus on the architectural design of the different symmetric lightweight security ciphers. All the lightweight ciphers defined so far have only look-up table-based S-boxes, which have their own limitations in hardware [18][19][20][21][22][23][24][25].…”

Section: Introductionmentioning

confidence: 99%

Lightweight S-Box Architecture for Secure Internet of Things

Prathiba

Bhaaskaran

2018

Information

View full text Add to dashboard Cite

Lightweight cryptographic solutions are required to guarantee the security of Internet of Things (IoT) pervasiveness. Cryptographic primitives mandate a non-linear operation. The design of a lightweight, secure, non-linear 4 × 4 substitution box (S-box) suited to Internet of Things (IoT) applications is proposed in this work. The structure of the 4 × 4 S-box is devised in the finite fields GF (2 4 ) and GF ( (2 2 ) 2 ). The finite field S-box is realized by multiplicative inversion followed by an affine transformation. The multiplicative inverse architecture employs Euclidean algorithm for inversion in the composite field GF ( (2 2 ) 2 ). The affine transformation is carried out in the field GF (2 4 ). The isomorphic mapping between the fields GF (2 4 ) and GF ( (2 2 ) 2 ) is based on the primitive element in the higher order field GF (2 4 ). The recommended finite field S-box architecture is combinational and enables sub-pipelining. The linear and differential cryptanalysis validates that the proposed S-box is within the maximal security bound. It is observed that there is 86.5% lesser gate count for the realization of sub field operations in the composite field GF ( (2 2 ) 2 ) compared to the GF (2 4 ) field. In the PRESENT lightweight cipher structure with the basic loop architecture, the proposed S-box demonstrates 5% reduction in the gate equivalent area over the look-up-table-based S-box with TSMC 180 nm technology.

show abstract

High-speed VLSI architectures for the AES algorithm

Cited by 343 publications

References 11 publications

Crypto-Compression Image Scheme using DWT and AES-Arnold Transforms

Crypto-Compression Image Scheme using DWT and AES-Arnold Transforms

A full matrix joint optimization method for hardware implementation of AES MixColumns/InvMixColumns

Lightweight S-Box Architecture for Secure Internet of Things

Contact Info

Product

Resources

About