2018
DOI: 10.1109/jeds.2018.2789908
|View full text |Cite
|
Sign up to set email alerts
|

High-Performance Normally Off p-GaN Gate HEMT With Composite AlN/Al0.17Ga0.83N/Al0.3Ga0.7N Barrier Layers Design

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
15
0

Year Published

2018
2018
2022
2022

Publication Types

Select...
8
1

Relationship

3
6

Authors

Journals

citations
Cited by 40 publications
(15 citation statements)
references
References 20 publications
0
15
0
Order By: Relevance
“…The holes in the p-GaN layer were emitted to the gate metal, so the holes in p-GaN would be reduced. When the VGS is switched back to the positive bias, this effect may influence the hole injection because the holes in the p-GaN layer For the evaluation of gate lag behavior, we adopted pulse measurement system AM241 [14]. Figure 6a displays the pulsed I-V characteristics of both devices that were switched on from the off state with a V DSQ of 0 V, the V GSQ value ranging from 0 to −15 V, a voltage step of −5 V at room temperature, and an on-state gate bias of 5 V. The device was switched on with a pulse width of 2 µs and a pulse period of 200 µs.…”
Section: Resultsmentioning
confidence: 99%
“…The holes in the p-GaN layer were emitted to the gate metal, so the holes in p-GaN would be reduced. When the VGS is switched back to the positive bias, this effect may influence the hole injection because the holes in the p-GaN layer For the evaluation of gate lag behavior, we adopted pulse measurement system AM241 [14]. Figure 6a displays the pulsed I-V characteristics of both devices that were switched on from the off state with a V DSQ of 0 V, the V GSQ value ranging from 0 to −15 V, a voltage step of −5 V at room temperature, and an on-state gate bias of 5 V. The device was switched on with a pulse width of 2 µs and a pulse period of 200 µs.…”
Section: Resultsmentioning
confidence: 99%
“…This will remove excessive p-GaN, while chemically reacting with AlN to form AlF 3 , and provide a thin protective layer to prevent further etching into the AlGaN. 64 Another self-stop etching approach to this problem is through a repeated process called digital etching. The digital etching oxidizes approximately 4 nm thickness of the p-GaN surface to Ga 2 O 3 by introducing N 2 O plasma into the p-GaN layer using RIE.…”
Section: Fabrication Processmentioning
confidence: 99%
“…For the purpose of controlling the uniformity of threshold voltage, reducing the device leakage current and improving device reliability performance, more efforts have to be made to achieve To achieve high etching selectivity, some new structures have been developed. Chiu et al [70] reported that they added an AlN etching stop layer between p-GaN and AlGaN, that is, the p-GaN/AlN/AlGaN/GaN structure, to improve the p-GaN etching selectivity. With the BCl 3 and CF 4 gas mixture, the etching rate can be slowed down remarkably on AlN layer due to the non-volatility of AlF 3 .…”
Section: P-gan Gate Formationmentioning
confidence: 99%