Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106)
DOI: 10.1109/aspdac.2000.835112
|View full text |Cite
|
Sign up to set email alerts
|

Gate-level aged timing simulation methodology for hot-carrier reliability assurance

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 10 publications
0
1
0
Order By: Relevance
“…Because these State-of-the-Art tools rely on a transistor-level ageing model and simulation, they are not a sufficient answer to the verification of complex SoCs such that many-core systems: too long simulation time and too high analysis effort by designer. Other approaches propose a verification flow to analyze the effects of HCI on circuit timings at gate level (design netlist), such as [5][6] [7] [8].…”
Section: Introductionmentioning
confidence: 99%
“…Because these State-of-the-Art tools rely on a transistor-level ageing model and simulation, they are not a sufficient answer to the verification of complex SoCs such that many-core systems: too long simulation time and too high analysis effort by designer. Other approaches propose a verification flow to analyze the effects of HCI on circuit timings at gate level (design netlist), such as [5][6] [7] [8].…”
Section: Introductionmentioning
confidence: 99%