2011
DOI: 10.1109/jssc.2011.2166216
|View full text |Cite
|
Sign up to set email alerts
|

Fully Integrated Switch-LNA Front-End IC Design in CMOS: A Systematic Approach for WLAN

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2012
2012
2024
2024

Publication Types

Select...
3
2
1

Relationship

0
6

Authors

Journals

citations
Cited by 13 publications
(2 citation statements)
references
References 19 publications
0
2
0
Order By: Relevance
“…Here, L s = 0.3 nH, L g = 3.1 nH and C g = 0.25 pF. It is notable that device cannot be sized too small due to the input P 1dB constraint [3]. There is a trade-off between DC power consumption and power handling performance.…”
Section: Circuit Designmentioning
confidence: 99%
See 1 more Smart Citation
“…Here, L s = 0.3 nH, L g = 3.1 nH and C g = 0.25 pF. It is notable that device cannot be sized too small due to the input P 1dB constraint [3]. There is a trade-off between DC power consumption and power handling performance.…”
Section: Circuit Designmentioning
confidence: 99%
“…As an essential part of the RF FEM, the receiver low-noise amplifier (LNA) generally integrates a single-pole double-throw (SPDT) switch for transmitting and receiving paths because the WLAN standards are time division duplex (TDD) communication systems [1,2]. Furthermore, to emerge short-range wireless communication markets, such as WLAN and Bluetooth, the feasibility of integrating a single-pole triple-throw (SP3T) switch into a front-end receiver has been pointed out for the 2.4-2.5 GHz frequency range [3,4].…”
Section: Introductionmentioning
confidence: 99%