Frequency Synthesizer Using Dual Offset Mixing for Low Phase Noise and Narrow Resolution

Song, Ki-Jae; Lee, Jae‐Il; Shim, Hyun-Seop

doi:10.1109/freq.2006.275384

Cited by 2 publications

(2 citation statements)

References 5 publications

Supporting

Mentioning

Contrasting

Unclassified

Order By: Relevance

“…Generally, the in-band phase noise of frequency synthesizers can be lowered by reducing the N-divider value in the PLLs [5] and Fig. 3 shows the simulated phase noise characteristics using ADI's SimPLL for the N-divider ratios of 223 and 300.…”

Section: B Direct Offset Mixingmentioning

confidence: 99%

Low phase noise S-band PLL frequency synthesizer using DDS and offset mixing techniques

Choi

Kim

Shin³

et al. 2009

2009 Asia Pacific Microwave Conference

View full text Add to dashboard Cite

The paper presents the design and implementation of a DDS-driven PLL frequency synthesizer module using an offset mixing technique. The DDS, which is adopted as the reference generation for the PLL synthesizer, allows the synthesizer to have a fast switching time and narrow channel spacing. The offset mixing method allows an excellent in-band phase noise feature. The implemented frequency synthesizer has an excellent phase noise of -91.6dBc/Hz at an offset of 10KHz for the center frequency of 4.6GHz. INDEX TERMS-Direct Digital Frequency Synthesizer, FrequencySynthesizer, Offset Mixing.

show abstract

Section: B Direct Offset Mixingmentioning

confidence: 99%

Low phase noise S-band PLL frequency synthesizer using DDS and offset mixing techniques

Choi

Kim

Shin³

et al. 2009

2009 Asia Pacific Microwave Conference

View full text Add to dashboard Cite

show abstract

“…또한, offset-PLL이 주파수 도약을 하기 위해서는 offset 주파수를 변환해야 하는데, 보 통은 offset 주파수원으로 또 다른 PLL 구조가 들어 가기도 한다. [5], [6] . Fig.…”

unclassified

Design and Fabrication of a Offset-PLL with DAC

Lim¹,

Song²

2011

The Journal of Korean Institute of Electromagnetic Engineering

View full text Add to dashboard Cite

In this paper, we designed a frequency synthesizer with a low phase noise and fast lock time and excellent spurious characteristics using the offset-PLL(Phase Locked Loop) that is used in GSM(Global System for Mobile communications). The proposed frequency synthesizer has low phase noise using three times down conversion and third offset frequency of this synthesizer is created by DDS(Direct Digital Synthesizer) to have high frequency resolution. Also, this synthesizer has fast switching speed using DAC(Digital to Analog Converter). but phase noise degraded due to DAC. we improved performance using the DAC noise filter.

show abstract

Frequency Synthesizer Using Dual Offset Mixing for Low Phase Noise and Narrow Resolution

Cited by 2 publications

References 5 publications

Low phase noise S-band PLL frequency synthesizer using DDS and offset mixing techniques

Low phase noise S-band PLL frequency synthesizer using DDS and offset mixing techniques

Design and Fabrication of a Offset-PLL with DAC

Contact Info

Product

Resources

About