2015 IEEE International Conference on Digital Signal Processing (DSP) 2015
DOI: 10.1109/icdsp.2015.7251985
|View full text |Cite
|
Sign up to set email alerts
|

FPGA implementation of an MLSE equalizer in 10Gb/s optical links

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
2
0

Year Published

2016
2016
2022
2022

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 7 publications
(2 citation statements)
references
References 27 publications
0
2
0
Order By: Relevance
“…In addition, compared with the existing fastest x86-CPU work [5], which runs a 64-state VA decoder on the Intel Core 2 Extreme X9650 (4 cores, 3.0GHz) at the speed of 60Mbps, our results show significant throughput advantages. Compared with the newest results on FPGA platforms, e.g., 865Mbps for a 64-state VA decoder on Stratix III 340 (216MHz) [15] and 10Gbs for a 32-state VA decoder on Xilinx Virtex 7 XC7VX690T-2 [16], our results reach a comparable speed, and the good scalability and compatibility make it easy to transplant our decoder onto future powerful GPU devices to achieve higher performance.…”
Section: Resultsmentioning
confidence: 57%
See 1 more Smart Citation
“…In addition, compared with the existing fastest x86-CPU work [5], which runs a 64-state VA decoder on the Intel Core 2 Extreme X9650 (4 cores, 3.0GHz) at the speed of 60Mbps, our results show significant throughput advantages. Compared with the newest results on FPGA platforms, e.g., 865Mbps for a 64-state VA decoder on Stratix III 340 (216MHz) [15] and 10Gbs for a 32-state VA decoder on Xilinx Virtex 7 XC7VX690T-2 [16], our results reach a comparable speed, and the good scalability and compatibility make it easy to transplant our decoder onto future powerful GPU devices to achieve higher performance.…”
Section: Resultsmentioning
confidence: 57%
“…Load input symbol and calculate four branch metrics; 5: for all j ∈ Group(w) do end for 14: end for Kernel 2: Backward procedure 15: for thread block b = 0 to N bl /N c − 1, warp w = 0 to N c − 1 and thread t = 0 to 31 parallel do 16:…”
mentioning
confidence: 99%