FPGA implementation of a reconfigurable microprocessor

Davidson, J.

doi:10.1109/cicc.1993.590366

Cited by 9 publications

(2 citation statements)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…This advantage translates into unlimited, in-circuit flexibility, re-configurability and reliability, facilitating prototyping of complex electronic designs [1]. The high capacity and performance that FPGAs have achieved in recent years allow them to accelerate digital signal processing (DSP) tasks.…”

Section: Introductionmentioning

confidence: 99%

“…Usually, FPGAs are used as VLSI replacement on low volume production or prototyping devices which are to be eventually implemented as ASICs. Their 100% testability and the possibility of achieving a high degree of fault coverage makes them increasingly attractive for complex designs with multiple (and of course limited) iterations on their design cycles [1]. The FPGA devices have benefited from the improvements in VLSI technology, leading to higher speed and capability as well as lower power consumption [2].…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Design and Implementation of a Semi-Unified High Performance Signal Processing Coprocessor

Mahdavi¹,

Amiri²

2012

AJSP

View full text Add to dashboard Cite

Utilizing the DFT, the DHT, the DCT or the DST is an obvious choice in signal processing domain. This paper describes the implementation of a semi-unified high performance coprocessor of transform length '8' for the synchronous design in XC3S1400AN-4FG484 FPGA device of Xilinx Company. The operating frequency of 20 MHz is achieved. The paper presents the trade-offs involved in designing the architecture, the design for performance issues and the possibilities for future development.

show abstract

Section: Introductionmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

Design and Implementation of a Semi-Unified High Performance Signal Processing Coprocessor

Mahdavi¹,

Amiri²

2012

AJSP

View full text Add to dashboard Cite

show abstract

A guide to migrating from microprocessor to FPGA coping with the support tool limitations

Bezerra

Gough

2000

Microprocessors and Microsystems

View full text Add to dashboard Cite

Design and Implementation of a 50MHZ DXT CoProcessor

Amiri¹,

Atani²,

Mirzakuchaki³

et al. 2007

10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)

View full text Add to dashboard Cite

Frequency analysis using the DFT, the DHT, the DCT or the DST is an obvious choice for signal processing domain. This paper describes the implementation of a DXT coprocessor of transform length 'B'for the synchronous design in a 0.22 LM Flash-based FPGA device (ACTEL). The total dynamic power of 359.24 mW, with an operating frequency of 50 MHz and an operating voltage of 2.5 Y is achieved. The paper presents the trade-ogs involved in designing the architecture, the design for per$ormance issues and the possibilities for future development.

show abstract

FPGA implementation of a reconfigurable microprocessor

Cited by 9 publications

References 4 publications

Design and Implementation of a Semi-Unified High Performance Signal Processing Coprocessor

Design and Implementation of a Semi-Unified High Performance Signal Processing Coprocessor

A guide to migrating from microprocessor to FPGA coping with the support tool limitations

Design and Implementation of a 50MHZ DXT CoProcessor

Contact Info

Product

Resources

About