2012 IEEE International Test Conference 2012
DOI: 10.1109/test.2012.6401571
|View full text |Cite
|
Sign up to set email alerts
|

FPGA-based synthetic instrumentation for board test

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Year Published

2013
2013
2019
2019

Publication Types

Select...
5
3
1

Relationship

0
9

Authors

Journals

citations
Cited by 18 publications
(4 citation statements)
references
References 12 publications
0
4
0
Order By: Relevance
“…In order to monitor this flow of data during the test execution, a custom IP was proposed, which is configured as a peripheral connected to the TPIU and mapped on an FPGA, which is supposed to exist on the board. Hence, following here the general idea already introduced in other papers (e.g., [2]), FPGAs possibly existing on the board for functional purposes can also be used for test purposes. It is important to underline that the proposed approach does not require any additional FPGA resources, since those used for test purpose are then also used for functional purposes when the test is finished.…”
Section: Monitoring Ipmentioning
confidence: 99%
“…In order to monitor this flow of data during the test execution, a custom IP was proposed, which is configured as a peripheral connected to the TPIU and mapped on an FPGA, which is supposed to exist on the board. Hence, following here the general idea already introduced in other papers (e.g., [2]), FPGAs possibly existing on the board for functional purposes can also be used for test purposes. It is important to underline that the proposed approach does not require any additional FPGA resources, since those used for test purpose are then also used for functional purposes when the test is finished.…”
Section: Monitoring Ipmentioning
confidence: 99%
“…This technique was first published several years ago [1], and the technology has continued to be developed upon for each new product. Others in industry are working on having FPGAs improve test times, including enhancements to standard boundary scan methodologies [2] [3].…”
Section: Previous Workmentioning
confidence: 99%
“…There are different companies like Teseda [3], which try to lower the ATE cost [4]. Recently, due to the improvements at the FPGA technology, ATE based on FPGAs are popular in the literature [5,6,7]. They either can only handle functional tests or require reconfigurability to be adapted to different test circuits.…”
Section: Introductionmentioning
confidence: 99%