9th International Symposium on Quality Electronic Design (Isqed 2008) 2008
DOI: 10.1109/isqed.2008.4479798
|View full text |Cite
|
Sign up to set email alerts
|

FPGA-Based 1.2 GHz Bandwidth Digital Instantaneous Frequency Measurement Receiver

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

1
19
0

Year Published

2009
2009
2021
2021

Publication Types

Select...
3
3
2

Relationship

0
8

Authors

Journals

citations
Cited by 35 publications
(20 citation statements)
references
References 1 publication
1
19
0
Order By: Relevance
“…A simple DIFM processor does phase-to-frequency operation to measure frequency using two parameters: cos βL and sin βL coming from phase-correlator [4,7,11]. i.e.…”
Section: Concept Of /Conventional Digital Ifm (Difm) Techniquementioning
confidence: 99%
“…A simple DIFM processor does phase-to-frequency operation to measure frequency using two parameters: cos βL and sin βL coming from phase-correlator [4,7,11]. i.e.…”
Section: Concept Of /Conventional Digital Ifm (Difm) Techniquementioning
confidence: 99%
“…Then, the autocorrelation between delayed and non-delayed signals are calculated. Phase of autocorrelation result will be a linear function of input frequency [5,7].…”
Section: Basic Principle Of Operationmentioning
confidence: 99%
“…As the signal will include noise, this will only provide a very rough estimation of the frequency measurement. The sensitivity requirement for an IFM receiver cannot be met with only one correlator [5]. Four autocorrelation variables with four delays (m=1, 2, 8, 16) are used in the digital IFM receiver algorithm.…”
Section: Frequency Measurement Algorithmmentioning
confidence: 99%
See 1 more Smart Citation
“…The analog delay line is indicated with a known constant time, which cannot be changed flexibly and hard to do maintenance. In recent years, with ADC technique and FPGA highly developed, there are various Digital Instantaneous Frequency Measurements (DIFMs) presented in [4,5]. However most of them are limited in bandwidth and conversion time of ADC due to the disadvantage of high output data pipeline delay and bandwidth.…”
Section: Introductionmentioning
confidence: 99%