Fast Cycle-Accurate Interpreted Simulation

Přikryl, Zdeněk; Masařík, Karel; Hruka, Tomá; Husár, Adam

doi:10.1109/mtv.2009.11

Cited by 7 publications

(3 citation statements)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The basic type of simulator is an interpreted [15] or compiled simulator [16]. The run of interpreted simulator is based on the following concept.…”

Section: State Of the Artmentioning

confidence: 99%

Fast just-in-time translated simulator for ASIP design

Přikryl

Křoustek

Hruška

et al. 2011

14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems

Self Cite

View full text Add to dashboard Cite

The fast and accurate processor simulator is an essential tool for effective design of modern high-performance application-specific instruction set processors. The nowadays trend of ASIP design is focused on automatic simulator generation based on a processor description in an architecture description language. The simulator is used for testing and validation of designed processor or target application. Furthermore, the simulator can produce the profiling information. This information can aid design space exploration and the processor and target application optimization. In this paper, we present the concept of automatically generated just-intime translated simulator with the profiling capabilities. This simulator is very fast, and it is generated in a short time. It can be even used for simulation of special applications, such as applications with self-modifying code or applications for systems with external memories. The experimental results can be found at the end of the paper.

show abstract

“…The basic type of simulator is an interpreted [15] or compiled simulator [16]. The run of interpreted simulator is based on the following concept.…”

Section: State Of the Artmentioning

confidence: 99%

Fast just-in-time translated simulator for ASIP design

Přikryl

Křoustek

Hruška

et al. 2011

14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems

Self Cite

View full text Add to dashboard Cite

show abstract

“…The concept of the simulator generation uses new formal models which were developed within the Lissom project. Namely, it is two-way coupled finite automaton (see [11]) and event automata (see [24]). The formal models ensure good equivalency between the simulator and hardware representation of the processor.…”

Section: Simulating and Debugging Of Multi-core Processors And Mpsocmentioning

confidence: 99%

“…The first type is interpreted simulator [24]. The concept of this simulator is based on a constant fetching, decoding and execution of instructions from the memory.…”

Section: A Different Types Of Simulatorsmentioning

confidence: 99%

Design and Simulation of High Performance Parallel Architectures Using the ISAC Language

Přikryl¹,

Křoustek²,

Hruška³

et al. 2011

JoC

Self Cite

View full text Add to dashboard Cite

Most of modern embedded systems for multimedia and network applications are based on parallel data stream processing. The data processing can be done using very long instruction word processors (VLIW), or using more than one high performance application-specific instruction set processor (ASIPs), or even by their combination on single chip. Design and testing of these complex systems is time-consuming and iterative process. Architecture description languages (ADLs) are one of the most effective solutions for single processor design. However, support for description of parallel architectures and multi-processor systems is very low or completely missing in nowadays ADLs. This article presents utilization of new extensions for existing architecture description language ISAC. These extensions are used for easy and fast prototyping and testing of parallel based systems and processors.

show abstract