2009
DOI: 10.1109/tcsvt.2009.2014013
|View full text |Cite
|
Sign up to set email alerts
|

Fast and Robust Face Detection on a Parallel Optimized Architecture Implemented on FPGA

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
14
0

Year Published

2010
2010
2020
2020

Publication Types

Select...
5
2
1

Relationship

0
8

Authors

Journals

citations
Cited by 30 publications
(14 citation statements)
references
References 19 publications
0
14
0
Order By: Relevance
“…However, since the features of each stage are different in number and they cannot just be the multiple of classifier numbers, the structure is wasteful in some sense in terms of hardware. Considering a majority of sub-windows are rejected at the first several stages, it is reasonable to propose a partially parallel architecture for classification [13], [15]. Frequently executed tasks could be executed in a parallel processing module and those less frequently could be executed in a sequential processing model.…”
Section: Classify Processing Modulementioning
confidence: 99%
“…However, since the features of each stage are different in number and they cannot just be the multiple of classifier numbers, the structure is wasteful in some sense in terms of hardware. Considering a majority of sub-windows are rejected at the first several stages, it is reasonable to propose a partially parallel architecture for classification [13], [15]. Frequently executed tasks could be executed in a parallel processing module and those less frequently could be executed in a sequential processing model.…”
Section: Classify Processing Modulementioning
confidence: 99%
“…For example, FPGAs can help accelerate the ViolaJones algorithm by allowing multiple features to be computed in parallel [1,16]. Farrugia et al [5] also used FPGAs to accelerate the face detection process, but they relied on pipelining convolution operations to achieve a speed boost using a neural network based face detector. Hefenbrock et al [6] investigated using Graphical Processing Units (GPUs) to accelerate the Viola-Jones algorithm by using the GPU to scan multiple windows for faces in parallel.…”
Section: Background Workmentioning
confidence: 99%
“…In particular, as the number of faces being detected increases or the resolution of the image being processed goes higher, the performance of face detection applications degrades drastically. Various parallel face detection systems have been proposed that can run on dedicated hardware and perform face detection in real-time for high resolution images [1,5,6], but development of face detection systems that utilize the potentials of multiple cores on consumer level processors has largely been missing. Considering that multi-core processors are now standard in the latest PCs and mobile devices, we believe that rethinking the face detection pipeline to make effective use of these cores is a fruitful area for research.…”
Section: Introductionmentioning
confidence: 99%
“…The processing power on these devices is limited for traditional video processing tasks like face recognition. Although advanced hardware design and algorithm optimization could be helpful to certain extent [32], most of existing video-based face recognition approaches require high computation, which prevents them for wide applications in low-performance systems. Therefore, there is a great need to investigate low-cost algorithms for face recognition in video.…”
Section: Challenges and Future Directionsmentioning
confidence: 99%