2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC) 2015
DOI: 10.1109/vlsi-soc.2015.7314440
|View full text |Cite
|
Sign up to set email alerts
|

Exploiting scalable CGRA mapping of LU for energy efficiency using the Layers architecture

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
14
0

Year Published

2016
2016
2020
2020

Publication Types

Select...
4
1

Relationship

1
4

Authors

Journals

citations
Cited by 5 publications
(14 citation statements)
references
References 25 publications
0
14
0
Order By: Relevance
“…Focus is kept on efficiency and scalability during the case studies, covering a wide range of possible requirements, highlighting the flexibility of this approach. The chapter is based on my work from several publications [135][136][137][138][139][140] 1 , treating different aspects of this exploration.…”
Section: Chaptermentioning
confidence: 99%
See 4 more Smart Citations
“…Focus is kept on efficiency and scalability during the case studies, covering a wide range of possible requirements, highlighting the flexibility of this approach. The chapter is based on my work from several publications [135][136][137][138][139][140] 1 , treating different aspects of this exploration.…”
Section: Chaptermentioning
confidence: 99%
“…The input to the LU-factorization is a square matrix A ∈ ℜ n×n with |A| = 0. The output for our implementation 3 consists of two matrices, L ∈ ℜ n×n and U ∈ ℜ n×n , such that values above and below the diagonal are zero, respectively [140]:…”
Section: Algorithmmentioning
confidence: 99%
See 3 more Smart Citations