2015
DOI: 10.1016/j.egypro.2015.07.070
|View full text |Cite
|
Sign up to set email alerts
|

Evolution of Bulk c-Si Properties during the Processing of GaP/c-Si Heterojunction Cell

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

1
12
0
1

Year Published

2017
2017
2023
2023

Publication Types

Select...
7

Relationship

0
7

Authors

Journals

citations
Cited by 36 publications
(14 citation statements)
references
References 10 publications
1
12
0
1
Order By: Relevance
“…Finally, after rapid annealing at 900 °C, no critical changes of V OC , N s , and μ n are observed (Figure ), whereas the IQE curve exhibits (Figure ) a strong decrease in the long‐wavelength region. This obviously indicates the bulk lifetime degradation in the Si substrate, which is an additional confirmation that such high‐temperature treatments should be avoided, in agreement with results described in previous studies …”
Section: Electrical Properties Of the Gap/si Interfacesupporting
confidence: 91%
See 1 more Smart Citation
“…Finally, after rapid annealing at 900 °C, no critical changes of V OC , N s , and μ n are observed (Figure ), whereas the IQE curve exhibits (Figure ) a strong decrease in the long‐wavelength region. This obviously indicates the bulk lifetime degradation in the Si substrate, which is an additional confirmation that such high‐temperature treatments should be avoided, in agreement with results described in previous studies …”
Section: Electrical Properties Of the Gap/si Interfacesupporting
confidence: 91%
“…High temperatures affect the Si wafers’ quality, leading to low photovoltaic performance of GaP/Si heterojunctions obtained by epitaxy . In particular, heating the Si substrates in the metalorganic vapor phase epitaxy (MOVPE) chamber leads to a significant decrease in the photocarrier lifetime at a depth of more than 20 μm from the surface, which might be related to the effect of low concentrations of fast‐diffusing impurities. Similarly, degradation of the carrier lifetime in Si after annealing in a molecular beam epitaxy (MBE) chamber was also demonstrated …”
Section: Introductionmentioning
confidence: 99%
“…On the other hand, electrons can easily overpass the spike formed by small DE C. 5 However, high temperatures which are commonly used for GaP growth using conventional techniques such as molecular beam epitaxy (MBE) and metal organic vapor-phase epitaxy (MOVPE) lead to lifetime degradation in the Si wafers. 6,7 Recently, we have demonstrated that growth of GaP by plasma-enhanced atomic layer deposition (PE-ALD) at relatively low temperature (below 400 C) does not affect Si substrate quality. 7 However, an n-type GaP layer is required for the fabrication of n-GaP/p-Si heterojunctions.…”
Section: Introductionmentioning
confidence: 99%
“…12 The use of high temperatures could lead to interdiffusion of group-III and -V atoms into Si and opposite, which act as dopants affecting the electrical properties of heterojunctions, and it can also promote the fast diffusion of species that can degrade the carrier lifetime in c-Si. 13 In this paper, we explore a low temperature (less than 400 C) technological approach for the growth of III-V compounds on Si substrates using plasma-enhanced atomic layer deposition (PE-ALD) approach. The PECVD related lowtemperatures technology could provide a lot of advantages for PV mass production such as large area, high throughput, low price of the equipment, and the process.…”
Section: Introductionmentioning
confidence: 99%