2018
DOI: 10.1109/tcsii.2017.2700060
|View full text |Cite
|
Sign up to set email alerts
|

Enhanced Single-Stage Folded Cascode OTA Suitable for Large Capacitive Loads

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
13
0

Year Published

2018
2018
2021
2021

Publication Types

Select...
4
1
1

Relationship

2
4

Authors

Journals

citations
Cited by 38 publications
(14 citation statements)
references
References 18 publications
0
13
0
Order By: Relevance
“…There are also some reported single‐stage class AB topologies that provide higher FoM L and/or FoM S , but they achieve it at the expense of PM degradation even using large capacitive loads. This is typically because they require increasing the impedance level at internal nodes (eg, using local common‐mode feedback in Lopez‐Martin et al and Pourashraf et al, adaptive loads in Sutula et al, or extra signal paths in Lopez‐Martin et al and Garde et al) which lead to nondominant poles at lower frequencies. This issue may preclude the use of these topologies for small load capacitors without using techniques such as output lead compensation .…”
Section: Simulation and Measurement Resultsmentioning
confidence: 99%
See 2 more Smart Citations
“…There are also some reported single‐stage class AB topologies that provide higher FoM L and/or FoM S , but they achieve it at the expense of PM degradation even using large capacitive loads. This is typically because they require increasing the impedance level at internal nodes (eg, using local common‐mode feedback in Lopez‐Martin et al and Pourashraf et al, adaptive loads in Sutula et al, or extra signal paths in Lopez‐Martin et al and Garde et al) which lead to nondominant poles at lower frequencies. This issue may preclude the use of these topologies for small load capacitors without using techniques such as output lead compensation .…”
Section: Simulation and Measurement Resultsmentioning
confidence: 99%
“…First, the input current is sensed at the source of M CN1 ‐M CN2 , in order to benefit from the reduced input resistance at this node due to the FVF feedback loop. Second, the quasi‐floating gate (QFG) technique is applied to achieve class AB operation. It is based on including two capacitors C bat and two high‐resistance pseudo‐resistors M PR .…”
Section: Circuit Descriptionmentioning
confidence: 99%
See 1 more Smart Citation
“…Achieving significant gain in advanced CMOS processes is also difficult, and single‐stage cascode structures and two‐stage conventional Miller amplifiers cannot achieve sufficiently high gain for high‐accuracy operation. The alternatives are two‐stage amplifiers with cascoded stages, single‐stage gain‐boosting topologies, multistage Miller amplifiers, and positive feedback structures .…”
Section: Final Remarks and Conclusionmentioning
confidence: 99%
“…In this paper, a simple modification to the conventional FC OTA is presented which enhances performance avoiding these issues. A prior version was reported in [7] showing ability to drive in a power efficient manner large capacitive loads. In this paper a modification using lead compensation is proposed which allows preserving a large phase margin for lower capacitive loads.…”
Section: Introductionmentioning
confidence: 99%