Energy-Delay Space Analysis for Clocked Storage Elements Under Process Variations

Giacomotto, Christophe; Nedovic, Nikola; Oklobdzija, Vojin G.

doi:10.1007/11847083_35

Cited by 3 publications

(1 citation statement)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…However, since the pMOS is missing, the keepers cannot be conditional on the pull-up in order to bring the nodes ma and sl from to when logic high is needed. The C MOS master-slave latch has also been proposed [22], but was shown to be inferior to TGMS [1], [2] in all cases [23]. Fig.…”

Section: Master-slave Latchesmentioning

confidence: 99%

The Effect of the System Specification on the Optimal Selection of Clocked Storage Elements

Giacomotto¹,

Nedovic

Oklobdzija

2007

IEEE J. Solid-State Circuits

View full text Add to dashboard Cite

This paper represents a departure from the conventional methods of design and analysis of clocked storage elements that rely on minimizing a fixed energy-delay metric. Instead it establishes a systematic comparison in the energy-delay design space based on the parameters of the surrounding blocks. We define the composite energy-efficient characteristic over all storage element topologies and identify the most efficient storage element depending on its position on the composite characteristic relative to other topologies within a pipeline stage. Thus, we show that an optimal design could use a mixed variety of clocked storage elements (CSEs) depending on their placement in the pipeline and critical path. Since a well-designed system has hardware intensities balanced for a given cycle, a CSE choice will be made depending on the pipeline and path intensities. We show that a meaningful comparison can be carried out only by acknowledging that the optimal design and choice of the clocked storage elements depends heavily on the application, and by analyzing the energy and delay of the clocked storage elements in context of this application. The analysis in the energy-delay space allows us to understand some intuitive design choices in a quantitative way and to identify the optimal storage element topologies for an arbitrary system specification.

show abstract

Section: Master-slave Latchesmentioning

confidence: 99%