Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850)
DOI: 10.1109/essder.2004.1356508
|View full text |Cite
|
Sign up to set email alerts
|

Electrical characterization and mechanical modeling of process induced strain in 65 nm CMOS technology

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

2
10
0

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 12 publications
(12 citation statements)
references
References 0 publications
2
10
0
Order By: Relevance
“…5) measured in both structures show no major difference. It is concluded that the difference in I on is not due to V Th shift but directly reflects mobility changes [3].…”
Section: N-channel Mosfetsmentioning
confidence: 99%
See 1 more Smart Citation
“…5) measured in both structures show no major difference. It is concluded that the difference in I on is not due to V Th shift but directly reflects mobility changes [3].…”
Section: N-channel Mosfetsmentioning
confidence: 99%
“…Strain can be integrated in the SOI wafer (strained SOI) by using for example Smart-Cut transfer from a Si/ SiGe stack [1,2]. Strain can also be induced locally, in the transistor body, by several types of stressors: in the vertical direction by contact-etch-stop-layer CESL, in the lateral direction by sidewall stressors or in the longitudinal direction using the source/drain terminals as stressors [3]. Among these techniques, silicon nitride (CESL) is a cost-effective solution [3] that can be easily implemented in CMOS fabrication process.…”
Section: Introductionmentioning
confidence: 99%
“…7(a), the I D (719 lA/lm) of device with 10 lm width and SiN380 CN layer was used as reference to estimate the deviation of I D . It is apparent that the I D increases as the gate width decreases because the compressive stress (y-axis) is increases with the gate width decreases [10][11][12][13]. Besides, previous studies [24,25] reported that nMOSFET with STI show an inverse-narrow-width effect caused by fringing electric fields, enhancing the channel edge current.…”
Section: The Effect Of Devices Geometry On Soi Nmosfetmentioning
confidence: 92%
“…However, for deep submicron VLSI process, the compressive stress caused by shallow trench isolation (STI) would also affect devices mobility; and the STI induced compressive stress can be modified by changing the length from gate to STI edge (LOD) and gate width. Using the HS CESL to enhance device mobility has been proposed popularly and recently [2][3][4][5][6][7][8][9][10][11][12][13], but few studies studied on the interactive stress effect between the thickness of HS CESL, LOD, gate width on device characteristic and hot-carrier reliability especially for silicon-on-insulator (SOI) devices. An appropriate tensile stress will enhance device performance efficiently and avoid excess damages happen.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation