Efficient Fault Simulation of SystemC Designs

Lu, Weiyun; Radetzki, Marian

doi:10.1109/dsd.2011.68

Cited by 6 publications

(3 citation statements)

References 24 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Instead, for the affine representation the areas of the specification and the simulation result are compared, which provides a very similar result. The robustness would then be calculated as the left part of (16). However, as the affine simulation result is a range, the area can be easily described as the integral of the difference of upper and lower boundaries.…”

Section: B3 Affine Robustnessmentioning

confidence: 99%

“…In the second step, the original instruction simulator is extended by an efficient concurrent and comparative Sys temC fault simulator [16], such that all faults in the fault space are simulated and classified in one simulation run. The details of the fault injection and propagation for each kind of instruction are shown in Table II.…”

Section: Evaluation Via Fault Simulationmentioning

confidence: 99%

See 1 more Smart Citation

Robustness validation of integrated circuits and systems

Barke

Lu²,

Salfelder

et al. 2012

2012 4th Asia Symposium on Quality Electronic Design (ASQED)

View full text Add to dashboard Cite

Robust system design is becoming increas ingly important, because of the ongoing miniaturization of integrated circuits, the increasing effects of aging mecha nisms, and the effects of parasitic elements, both intrin sic and external. For safety reasons, particular emphasis is placed on robust system design in the automotive and aerospace sectors. Until now, the term robustness has been applied very intuitively and there has been no proper way to actually measure robustness. However, the complexity of contemporary systems makes it difficult to fulfill tight specifications. For this reason, robustness must be inte grated into a partially automated design flow. In this pa per, a new approach to robustness modeling is presented, in addition to new ways to quantify or assess the robustness of a design. To demonstrate the flexibility of the proposed approach, it is adapted and applied to several different sce narios. These include the robustness evaluation of digital circuits under aging effects, such as NBTI; the robustness modeling of analog and mixed signal circuits using affine arithmetic; and the robustness study of software algorithms on a high system level.

show abstract

Section: B3 Affine Robustnessmentioning

confidence: 99%

Section: Evaluation Via Fault Simulationmentioning

confidence: 99%

Robustness validation of integrated circuits and systems

Barke

Lu²,

Salfelder

et al. 2012

2012 4th Asia Symposium on Quality Electronic Design (ASQED)

View full text Add to dashboard Cite

show abstract

“…• Lu@2011 [116] proposes the fault simulation in SystemC by concurrent and comparative simulation (CCS), which was originally applied in functional verification. CCS speeds up simulation by concurrent simulation of many machines with different fault configurations compared to a reference fault-free one.…”

Section: System-level Techniquesmentioning

confidence: 99%

High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip

Zheng¹,

Noll²,

Chattopadhyay³

2018

Computer Architecture and Design Methodologies

View full text Add to dashboard Cite

This thesis is the result of my work as research assistant at the Institute for Communication Technologies and Embedded Systems (ICE) at the RWTH Aachen University. During this time I have been accompanied and supported by many people. It is my great pleasure to take this opportunity to thank them. My most sincere thanks go to my advisors, Prof. Anupam Chattopadhyay and Prof. Tobias Noll. Anupam has been extremely helpful and tremendously inspiring throughout my PhD study. Prof. Noll has been impressively knowledgeable while patient with my ideas and mistakes. Their thoughtful advices have greatly contributed to this work and influenced me for my future career. Special thanks go to my defense committee members, Prof. Andrei Vescan and Prof. Renato Negra for spending their time, offering oral exam, giving me feedback, and attending my defense session. Several colleagues in ICE and EECS have assisted and encouraged me during the past five years for my work and personal life. Among them I would like to show my deep appreciation to Ayesha Khalid, Zoltán Rákossy and Michael Meixner. Furthermore, I would like to thank my students

show abstract