Efficient design of QCA based hybrid multiplier using clock zone based crossover

Pandiammal, K.; Meganathan, D.

doi:10.1007/s10470-019-01570-3

Cited by 16 publications

(7 citation statements)

References 30 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Hence, the cost function model proposed by Weiqiang Liu et.al. [28] is modified by including wire cost [22]. The overall cost of QCA cost-function is low when optimization is high.…”

Section: Resultsmentioning

confidence: 99%

“…The power dissipation of QCA wire is comparable with MG [52][53]. Hence, this work use cost function model which includes the cost of wire to evaluate the performance of the work [22].…”

Section: Dmentioning

confidence: 99%

“…In general, the maximum number of QCA cells placed in the same clock zone of the wire could be twenty two [25]. This work uses the QCA cost function model by including wire cost and given in (5.1) [22].…”

Section: E Qca Cost Function Of Fine-grained Array Multipliermentioning

confidence: 99%

“…The Hybrid multiplier involve fewer MGs and inverters, in turn reduces area, cell count, and delay. But, there is an exponential increase of wire and wire crossing delay when hybrid multiplier is implemented for higher-order bit [22].…”

Section: Introductionmentioning

confidence: 99%

See 3 more Smart Citations

A Novel QCA Fine Grained Array Multiplier using Clock Zone Based Crossover

karuppiah,

deivasigamani

2024

Preprint

View full text Add to dashboard Cite

The crossover issues in geometric design complexity and alignment accuracy deter the performance of the Quantum-Dot Cellular Automata (QCA) digital logic circuits at nano-scale. The proposed novel Fine Grained Array Multiplier (FGAM) architecture conquers fabrication difficulties and optimizes the clock delay usage. The energy dissipation of Processing Element (PE) using Clock Zone-Based Crossover (CZBCO) is 5.4% lesser compared to PE using coplanar design and 6.6% lesser than PE using multilayer design. The performance of the proposed fine-grained array multiplier is validated by considering design complexity, delay, irreversible power dissipation and wire cost. The QCA cost function of the proposed FGAM has outperformed the multiplier implemented in the literature. Thus, the proposed multiplier significantly achieved high device density, reduction of energy dissipation and overcome fabrication difficulties.

show abstract

“…Hence, the cost function model proposed by Weiqiang Liu et.al. [28] is modified by including wire cost [22]. The overall cost of QCA cost-function is low when optimization is high.…”

Section: Resultsmentioning

confidence: 99%

“…The power dissipation of QCA wire is comparable with MG [52][53]. Hence, this work use cost function model which includes the cost of wire to evaluate the performance of the work [22].…”

Section: Dmentioning

confidence: 99%

Section: E Qca Cost Function Of Fine-grained Array Multipliermentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

See 2 more Smart Citations

A Novel QCA Fine Grained Array Multiplier using Clock Zone Based Crossover

karuppiah,

deivasigamani

2024

Preprint

View full text Add to dashboard Cite

show abstract

“…In order to showcase the ability of the proposed designs to be used in different circuits, a 2 × 2 array multiplier and 2 × 2 serial multiplier are realized in this section using the proposed adder. Several multiplier circuits are proposed in QCA [25,[29][30][31][32][33][34][35]. In [25,29], serial multipliers are designed.…”

Section: Reliable Multiplier Designsmentioning

confidence: 99%

Reliable adder and multipliers in QCA technology

Raj¹,

Lakshminarayanan²

2022

Semicond. Sci. Technol.

View full text Add to dashboard Cite

Quantum-dot Cellular Automata (QCA) nanotechnology is an interesting circuit design technology which is based on columbic repulsion and Majority logic. Reliability is a key issue in QCA circuits. In this work, an adder is proposed with better fault tolerance and reduced complexity by combining 3-input majority logic and 5-input majority logic gates. The proposed design is realized by using clock zone approach. Hence, the proposed design deploys only normal cells for its realization. This makes the proposed design less vulnerable to fabrication faults. This is validated by performing extensive fabrication defect analysis. A novel expression to compute the circuit complexity is also proposed. The proposed multipliers consume almost 55% lesser energy compared to the existing designs. The proposed adder is used to realize a reliable array and serial multiplier. The proposed adder can be used in any circuits at the basic elements.

show abstract

Using nano-scale QCA technology for designing fault-tolerant 2:1 multiplexer

Shen

Ji³

2021

Analog Integr Circ Sig Process

View full text Add to dashboard Cite

Efficient design of QCA based hybrid multiplier using clock zone based crossover

Cited by 16 publications

References 30 publications

A Novel QCA Fine Grained Array Multiplier using Clock Zone Based Crossover

A Novel QCA Fine Grained Array Multiplier using Clock Zone Based Crossover

Reliable adder and multipliers in QCA technology

Using nano-scale QCA technology for designing fault-tolerant 2:1 multiplexer

Contact Info

Product

Resources

About