2021
DOI: 10.1007/s10470-021-01941-9
|View full text |Cite
|
Sign up to set email alerts
|

Using nano-scale QCA technology for designing fault-tolerant 2:1 multiplexer

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
5
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
7

Relationship

0
7

Authors

Journals

citations
Cited by 12 publications
(5 citation statements)
references
References 32 publications
0
5
0
Order By: Relevance
“…Multiplexers have been the focus of research due to their usage in arithmetic logic units and communication systems. Several QCA designs of fault-tolerant 2:1 MUX are reported in existing designs [29,33,[37][38][39][40][41][42][43][44][45], as shown in figure 9. The designs have been tested against single-cell misalignment, missing, displacement and addition faults.…”
Section: Multiplexer (Mux)mentioning
confidence: 99%
See 3 more Smart Citations
“…Multiplexers have been the focus of research due to their usage in arithmetic logic units and communication systems. Several QCA designs of fault-tolerant 2:1 MUX are reported in existing designs [29,33,[37][38][39][40][41][42][43][44][45], as shown in figure 9. The designs have been tested against single-cell misalignment, missing, displacement and addition faults.…”
Section: Multiplexer (Mux)mentioning
confidence: 99%
“…Another design that has an extremely low cell count of only 15 cells also shows poor fault tolerance of 12.25% for cell omission defects. The design presented in figure 9(i) shows 2%, 100%, 97% and 100% fault tolerance to the four induced defects, respectively [37]. The other design that shows good fault tolerance with a small compromise on the cell count and cell area parameters is shown in figure 9(k) [33].…”
Section: Multiplexer (Mux)mentioning
confidence: 99%
See 2 more Smart Citations
“…QCA based security need and a new hardware security solution for identification of circuits with a comparison with other circuits have been presented in [25]. New design of Multiplexer with full fault tolerance and use of cell redundancy is presented in [26]. Realization of Least Significant Bit (LSB) based encoder/decoder steganography circuit has been designed by proposing a new XOR Gate where the image is divided into 3 channels and XOR operation within the key and message is done and embedded bits in the LSB of the image [27].…”
Section: Introductionmentioning
confidence: 99%