Efficient design and implementation of a robust coplanar crossover and multilayer hybrid full adder–subtractor using QCA technology

Patidar, Mukesh; Gupta, Namit

doi:10.1007/s11227-020-03592-5

Cited by 22 publications

(2 citation statements)

References 29 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…But, the given parameters of this paper [12] are optimized more by using a combination of majority voter gate and reversible modified Feynman gate [13] [14] using coplanar crossing, which also reduces the area, cell complexity, and latency of proposed design. These all parameters are again optimized using multilayer crossing (3 layers) in 2020's published paper [15] and 2021's published paper [16], written by Mostafa Sadeghi et al and Mukesh Patidar et al, respectively. But, in these designs, reversible gates are not used.…”

Section: Proposed Hybrid Multilayer Designmentioning

confidence: 99%

A Novel Reversible Hybrid Crossover-Based Efficient 3D Adder-Subtractor Design Using QCA Spin Technique

Roy

Sarkar

Dhar

2021

Advances in Intelligent Systems and Computing

View full text Add to dashboard Cite

An emerging beyond "CMOS"-based technology, named as "QCA spin technology," is utilized in this study to design a hybrid crossover-based 3D addersubtractor using modified reversible universal gate (RUG) and reversible 3-input Thapiyal gate (TS-3). The occupied area, latency, and power dissipation of our proposed design is optimized in our work compared to previously published addersubtractor designs due to the advancement of used above reversible gates in multilayer QCA spin platform with a collaboration of coplanar wire crossing and multilayer wire crossing. QCA designer software is mainly used in this work to simulate the physical layout architecture of our proposed formation, and this simulated outputs help to calculate the latency and the output strength of presented design. The area occupation and cell count can be achieved by selecting the layout design, and power dissipation is calculated over here based on switching time, electron tunneling rate, and the cell count.

show abstract

Section: Proposed Hybrid Multilayer Designmentioning

confidence: 99%

A Novel Reversible Hybrid Crossover-Based Efficient 3D Adder-Subtractor Design Using QCA Spin Technique

Roy

Sarkar

Dhar

2021

Advances in Intelligent Systems and Computing

View full text Add to dashboard Cite

show abstract

“…However, it uses a lot of cells and has a large area. In addition, a variety of QCA circuits have been proposed, such as: full adders [34,35], memory cell [36][37][38], multi-bit full comparator [39] and other circuits [40][41][42][43][44][45]. Sequential logic elements have also been implemented in these QCA circuits.…”

Section: Introductionmentioning

confidence: 99%

Designs of Array Multipliers with an Optimized Delay in Quantum-Dot Cellular Automata

Yan

Liu

et al. 2023

Electronics

View full text Add to dashboard Cite

Quantum-dot cellular automata (QCA) has been considered as a novel nano-electronic technology. With the advantages of low power consumption, high speed, and high integration, QCA has been treated as the potential replacement technology of the CMOS (complementary metal oxide semiconductor) which is currently used in the industry. This paper presents a QCA-based array multiplier with an optimized delay. This type of circuit is the basic building block of many arithmetic logic units and electronic communication systems. Compared to the existing array multipliers, the proposed multipliers have the smallest cell count and area. The proposed designs used a compact clock scheme to reduce the carry delay of the signals. The 2 × 2 array multiplier clock delay was reduced by almost 65% compared to the existing designs. Moreover, since the multiplier exhibits a good scalability, for further proof, we proposed a 3 × 3 array multiplier. Simulation results asserted the feasibility of the proposed multipliers. Extensive comparison results demonstrated that when the design scaling was increased, our proposed designs still displayed an efficient overhead in terms of the delay, cell count, and area. The QCADesigner tool was employed to validate the proposed array multipliers. The QCADesigner-E was used to measure the power dissipation of the alternative compared solutions.

show abstract

Efficient Design of Half-Adders and EXOR Gates for Energy-Efficient Quantum Computing with Delay Analysis Using Quantum-Dot Cellular Automata Technology

Patidar,

Bhanodia,

Rajput

et al. 2024

Advances in Science, Technology &Amp; Innovation

View full text Add to dashboard Cite

Efficient design and implementation of a robust coplanar crossover and multilayer hybrid full adder–subtractor using QCA technology

Cited by 22 publications

References 29 publications

A Novel Reversible Hybrid Crossover-Based Efficient 3D Adder-Subtractor Design Using QCA Spin Technique

A Novel Reversible Hybrid Crossover-Based Efficient 3D Adder-Subtractor Design Using QCA Spin Technique

Designs of Array Multipliers with an Optimized Delay in Quantum-Dot Cellular Automata

Efficient Design of Half-Adders and EXOR Gates for Energy-Efficient Quantum Computing with Delay Analysis Using Quantum-Dot Cellular Automata Technology

Contact Info

Product

Resources

About