“…The verification engineer is able to focus on test intent while writing high-level, minimally-constrained test specifications that target corner cases of the design. (A minimally-constrained test specification is one that specifies, or constrains, only what is necessary in order to achieve test intent, leaving other factors to be varied by the tool, details are available in [1].) DVGen generates self-checking tests that can be used in RTL simulation, emulation and on silicon.…”