Tenth IEEE International High-Level Design Validation and Test Workshop, 2005. 2005
DOI: 10.1109/hldvt.2005.1568820
|View full text |Cite
|
Sign up to set email alerts
|

DVGen: a test generator for the transmeta Efficeon VLIW processor

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2006
2006
2006
2006

Publication Types

Select...
1

Relationship

1
0

Authors

Journals

citations
Cited by 1 publication
(2 citation statements)
references
References 9 publications
0
2
0
Order By: Relevance
“…DVGen can automatically and intelligently combine individual test specifications to produce new tests which concurrently test different corner cases, further increasing coverage. Details of the the process of test generation from a single transaction are available in [1]. In contrast, this paper focuses on how DVGen combines multiple test specifications to generate a single mix-test, and details how the tool address various inherent challenges.…”
Section: Introductionmentioning
confidence: 96%
See 1 more Smart Citation
“…DVGen can automatically and intelligently combine individual test specifications to produce new tests which concurrently test different corner cases, further increasing coverage. Details of the the process of test generation from a single transaction are available in [1]. In contrast, this paper focuses on how DVGen combines multiple test specifications to generate a single mix-test, and details how the tool address various inherent challenges.…”
Section: Introductionmentioning
confidence: 96%
“…The verification engineer is able to focus on test intent while writing high-level, minimally-constrained test specifications that target corner cases of the design. (A minimally-constrained test specification is one that specifies, or constrains, only what is necessary in order to achieve test intent, leaving other factors to be varied by the tool, details are available in [1].) DVGen generates self-checking tests that can be used in RTL simulation, emulation and on silicon.…”
Section: Introductionmentioning
confidence: 99%