DUSTER: DUal Source Write TERmination Method for STT-RAM Memories

Faraji, Saaed S.; Talafy, Javad; Hajisadeghi, Amir M.; Zarandi, Hamid R.

doi:10.1109/dsd.2018.00044

Cited by 3 publications

References 19 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

EXTENT: Enabling Approximation-Oriented Energy Efficient STT-RAM Write Circuit

et al. 2022

View full text Add to dashboard Cite

Spin Transfer Torque Random Access Memory (STT-RAM) has garnered interest due to its various characteristics such as non-volatility, low leakage power, high density. Its magnetic properties have a vital role in STT switching operations through thermal effectiveness. A key challenge for STT-RAM in industrial adaption is the high write energy and latency. In this paper, we overcome this challenge by exploiting the stochastic switching of STT-RAM cells and, in tandem, with circuit-level approximation. We enforce the robustness of our technique by analyzing the vulnerability of write operation against radiation-induced soft errors and applying a low-cost improvement. Due to serious reliability challenges in nanometer-scale technology, the robustness of the proposed circuit is also analyzed in the presence of CMOS and magnetic tunnel junction (MTJ) process variation. Compared to the state-of-the-art, we achieve 33.04% and 5.47% lower STT-RAM write energy and latency, respectively, with a 3.7% area overhead, for memory-centric applications.

show abstract