Design of Sequential Circuits in Multilayer QCA Structure

Sen, Bibhash; Goswami, Mrinal; Some, Samik; Sikdar, Biplab K.

doi:10.1109/ised.2013.11

Cited by 15 publications

(12 citation statements)

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…By using cell polarization P = + 1.00 to represent logic "1" and P = -1.00 to represent logic "0", binary data is encoded in the charge composition of the QCA cell [7,8]. A number of QCA combinational [1,5,[9][10][11][12][13][14][15][16][17][18][19][20][21][22], sequential [23][24][25][26][27][28][29][30][31][32] and reversible logic [33][34][35][36][37][38][39][40] circuit have been proposed in recent years based on two cell inverters and three input majority voter elements [10,17,41,42]. Elemental structures for QCA are the inverter and the majority gate.…”

Section: Fundamental Of Qcamentioning

confidence: 99%

Implementation of Binary to Gray Code Converters in Quantum Dot Cellular Automata

Islam

Abdullah-Al-Shafi

Bahar

2015

JOTITT

View full text Add to dashboard Cite

Quantum dot cellular automaton (QCA) are dominant nanotechnology which has been used extensively in digital circuits and systems. It is a promising alternative to complementary metal-oxide-semiconductor (CMOS) technology with many enticing features such as high-speed, low power consumption and higher switching frequency than transistor based technology. The code converters are the basic unit for transformation of data to execute arithmetic processes. In this paper, QCA based 2-bit binary-togray; 3-bit binary-to-gray and 4-bit binary-to-gray code converter have been proposed. The proposed design reduces the number of cells, area and raises switching speed. The simulations are completed using QCADesigner and Microwindlite tool which is widely used for simulation and verification.

show abstract

Section: Fundamental Of Qcamentioning

confidence: 99%

Implementation of Binary to Gray Code Converters in Quantum Dot Cellular Automata

Islam

Abdullah-Al-Shafi

Bahar

2015

JOTITT

View full text Add to dashboard Cite

show abstract

“…So, the designed elements in this technology can be utilized for high‐speed and small dimension circuits design 3,6,9–11 . This emerging technology has received attention since a number of promising applications such as implementation of Static Random Access Memory (SRAM), 12–14 multiplexer architectures, 5,15–24 Shift Register (SR) architectures, 10,16,17,25–34 full adder architectures, 3,6–8,35–42 comparator circuits, 21,43 decoder architectures, 17,44 arithmetic and logic unit (ALU), 45,46 and counter architectures 47,48 …”

Section: Introductionmentioning

confidence: 99%

Novel multilayer SISO shift register architecture in QCA technology and its usage in communications

Divshali

Rezai

Karimi

2022

Int J Communication

View full text Add to dashboard Cite

Summary The QCA technology is a promising emerging technology at nano‐scale for replacing CMOS technology. Shift register has a vital role in communication networks and digital electronic circuits that are the main components of integrated circuits and memory. In this study, novel and efficient delay circuit (pseudo‐D‐Latch) is designed. Then, 3‐, 4‐, and 5‐bit SISO QCA shift register architectures are developed and evaluated in single layer, 3‐layer and 5‐layer using the designed delay circuit. The designed architectures are evaluated using QCADesigner‐E tool version 2.2. The results demonstrate that the pseudo‐D‐Latch circuit contains 17 cells and 0.01 μm2 area. The 3‐, 4‐, and 5‐bit single layer SISO QCA shift register architecture contains 63 (0.05 μm2), 85 (0.66 μm2), and 107 (0.08 μm2) cells (area), respectively. The 3‐ and 4‐bit 3‐layer SISO QCA shift register architecture contains 63 (0.03 μm2) and 84 (0.03 μm2) cells (area), respectively. The 3‐ and 5‐bit 5‐layer SISO QCA shift register architecture contains 62 (0.02 μm2) and 105 (0.032 μm2) cells (area), respectively. These results show that the designed QCA architectures provide improvements compared with other SISO QCA architectures.

show abstract

“…Reconfigurability of a memory cell with QCA will add a new dimension [5] for the improvement in parameters like the number of cells, Input to output delay, occupation area, and total energy dissipation. Many logic gate designs such as flip flops [6][7], multilayer structures [8], and counters [9] have been implemented using QCA during recent years. These logic designs are modeled and verified by an open source simulator named as QCADesigner tool [10].…”

Section: Introductionmentioning

confidence: 99%

A Majority Gate Based RAM Cell design with Least Feature Size in QCA

Sandhu

Gupta²

2019

Gazi University Journal of Science

View full text Add to dashboard Cite

Highlights• This paper first proposes a design of a new five input majority gate.• The proposed gate occupies 44.4% less area than the best-reported designs.• The correctness of the proposed gate is proved by designing a new RAM cell.• The proposed RAM cell is efficient in terms of area with lower energy dissipation.• The proposed designs can be used for both single and multilayer architecture.

show abstract

Design of Sequential Circuits in Multilayer QCA Structure

Cited by 15 publications

References 11 publications

Implementation of Binary to Gray Code Converters in Quantum Dot Cellular Automata

Implementation of Binary to Gray Code Converters in Quantum Dot Cellular Automata

Novel multilayer SISO shift register architecture in QCA technology and its usage in communications

A Majority Gate Based RAM Cell design with Least Feature Size in QCA

Contact Info

Product

Resources

About