2022
DOI: 10.1007/s41204-022-00249-x
|View full text |Cite
|
Sign up to set email alerts
|

Design and performance analysis of buffer inserted on-chip global nano interconnects in VDSM technologies

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2022
2022
2022
2022

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 20 publications
0
1
0
Order By: Relevance
“…As VLSI advancements into sub-micron interconnect wire will play an important role in the overall delay performance and analysis of power consumption of better chips. Interconnect transmission delay will have more impact device delay and make a performance bottleneck [1][2][3][4][5]. For a greater number of interconnect wires and their amount of resistance and resources may require lot to drive the wires may also increases.…”
Section: Introductionmentioning
confidence: 99%
“…As VLSI advancements into sub-micron interconnect wire will play an important role in the overall delay performance and analysis of power consumption of better chips. Interconnect transmission delay will have more impact device delay and make a performance bottleneck [1][2][3][4][5]. For a greater number of interconnect wires and their amount of resistance and resources may require lot to drive the wires may also increases.…”
Section: Introductionmentioning
confidence: 99%