Crosstalk Analysis of On-chip VLSI Interconnects

Abstract

In this paper dynamic crosstalk is analyzed for coupled on-chip VLSI interconnects in different conditions. The proposed work has taken the MOS transistor analytical expressions. In this work, calculated the transition delays and different timings of the interconnect aggressor and interconnect victim drivers for in-phase switching and out-of-phase switching. All the calculated results are compared with simulations in SPICE. The average error in the transmission delay using SPICE is 2.02 and 3.274% for the interconnect aggressor and interconnect victim buffers for in phase switching, respectively. The average errors in the same are 2.3 and 1.87% for out phase switching event.

IoT-Based Baby Monitoring System for Smart Cradle A Comprehensive Solution for Infant Care

“…However, the demands of work and domestic life can present challenges in effectively monitoring and attending to the needs of their babies, particularly during crucial developmental stages. Recognizing these challenges, there arises a pressing need for innovative solutions that can provide efficient and reliable infant care while accommodating the demands of modern lifestyles [1].…”