Design and Demonstration of Interface Circuits Between Rapid Single-Flux-Quantum and Adiabatic Quantum-Flux-Parametron Circuits

China, Fumihiro; Narama, Tatsuya; Takeuchi, Naoki; Ortlepp, T.; Yamanashi, Yuki; Yoshikawa, Nobuyuki

doi:10.1109/tasc.2016.2577603

Cited by 16 publications

(1 citation statement)

References 14 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…It should be noted that the obtained maximum wire length is enough for interconnections inside the circuit block but not enough for block-to-block interconnections. We should use a passive transmission line as an interconnection in this case, where loss-less propagation of a single-flux-quantum pulse can be used in exchange for the relatively large energy consumption in AQFP-to-SFQ and SFQ-to-AQFP converters [20,21].…”

Section: Discussionmentioning

confidence: 99%

Adiabatic quantum-flux-parametron boosters for long interconnection and large fanouts

Mizushima,

Takeuchi,

Yamanashi

et al. 2023

Supercond. Sci. Technol.

View full text Add to dashboard Cite

Adiabatic quantum flux parametron (AQFP) is energy-efficient superconducting logic that operates with zero static energy consumption and extremely small dynamic energy consumption thanks to the adiabatic switching of the logic gates. One drawback in AQFP logic circuits is the wire length and fan-out limitations because of the low driving ability of the logic gates, which results in a large circuit area and significant latency. In the present study, we propose AQFP boosters with high driving ability. Two types of AQFP boosters are proposed: one is composed of a parallel connection of AQFP buffers, and the other uses multistage buffers driven by one excitation clock. We evaluated the maximum wire length of the proposed boosters by circuit simulations, including thermal noises, and found that the maximum wire length is 3.9 mm for fan-out one and 1 mm for fan-out four. We implemented the boosters and demonstrated their correct operations at low-speed tests. We also demonstrated a 5-to-31 decoder using the proposed boosters. It was shown that the circuit area, latency, and energy consumption were improved by about 30% compared to the design without the boosters.

show abstract

Section: Discussionmentioning

confidence: 99%