2004
DOI: 10.1016/j.mee.2003.12.025
|View full text |Cite
|
Sign up to set email alerts
|

Deep hole trapping effects in the degradation mechanisms of 6.5–2 nm thick gate-oxide PMOSFETs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

2
2
0

Year Published

2004
2004
2015
2015

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(4 citation statements)
references
References 6 publications
2
2
0
Order By: Relevance
“…These latter small values suggest that a significant portion of the trapped holes may straightly discharge from the tunneling distance of the bulk with a small temperature dependence of the emission time. This influence of the fast hole discharge from oxide traps to the bulk has also been found at room temperature from low to high oxide fields in our tested PMOS devices with nm [18]. It has been further shown that a significant contribution of border traps is involved during the detrapping mechanism using constant (low) field charging-discharging experiments.…”
Section: Interface Traps Generation Versus Oxide Charge Under N-ansupporting
confidence: 82%
See 2 more Smart Citations
“…These latter small values suggest that a significant portion of the trapped holes may straightly discharge from the tunneling distance of the bulk with a small temperature dependence of the emission time. This influence of the fast hole discharge from oxide traps to the bulk has also been found at room temperature from low to high oxide fields in our tested PMOS devices with nm [18]. It has been further shown that a significant contribution of border traps is involved during the detrapping mechanism using constant (low) field charging-discharging experiments.…”
Section: Interface Traps Generation Versus Oxide Charge Under N-ansupporting
confidence: 82%
“…This has been attributed to hole detrapping observed at lower applied gate voltages [18] and to the waiting time between the stress and the -characterization [19]. As a consequence, the apparent shift is decreased when the recovery influence is increased.…”
Section: B Recovery Phases After Nbti Stress In Pmosfetsmentioning
confidence: 99%
See 1 more Smart Citation
“…The positive charge trappings for ultra-thin nitrided gate oxide are also known as slow traps. 11,12) Our results also appear to support a recently observed study that HCS PMOS transistors may generate more positivelycharged slow states than LCS PMOS transistors, which can result in a worse negative-bias-thermal-instability (NBTI) degradation after long term stressing. 13)…”
Section: Introductionsupporting
confidence: 88%