2015
DOI: 10.14810/elelij.2015.4205
|View full text |Cite
|
Sign up to set email alerts
|

Dealy Time Analysis of Combined CMOS Ring Oscillator

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
6
0

Year Published

2015
2015
2021
2021

Publication Types

Select...
5
2
1

Relationship

2
6

Authors

Journals

citations
Cited by 11 publications
(6 citation statements)
references
References 6 publications
0
6
0
Order By: Relevance
“…As there are only a few studies on plastic substrates, ring oscillators fabricated on rigid substrates were also considered. Because fROSC is approximately proportional to VDD 47 , different devices were compared by converting VDD to 10 V and the corresponding tp after conversion was defined as tp(10V). Notably, the hybrid ring oscillator in the present study exhibited the fastest operation speed (i.e., the smallest tp) among the reports.…”
Section: Resultsmentioning
confidence: 99%
“…As there are only a few studies on plastic substrates, ring oscillators fabricated on rigid substrates were also considered. Because fROSC is approximately proportional to VDD 47 , different devices were compared by converting VDD to 10 V and the corresponding tp after conversion was defined as tp(10V). Notably, the hybrid ring oscillator in the present study exhibited the fastest operation speed (i.e., the smallest tp) among the reports.…”
Section: Resultsmentioning
confidence: 99%
“…As there only a few studies on flexible substrates, ring oscillators fabricated on rigid substrates were also added to the list (Table 1). Because the frequency of a ring oscillator is approximately proportional to VDD 50 , different devices were compared by converting VDD to 10 V and the corresponding propagation delay after conversion was defined as tp(10V).…”
Section: We Compared Several Complementary Ring Oscillators Based On mentioning
confidence: 99%
“…Also in order to overshoot reduction in charge transferring phase, an intermediate phase is exploited in Biabanifard, Largani, and Asadi . The added phase, charge load capacitor with a lower rate compared with I 1 .…”
Section: Conventional Cbsc Integratormentioning
confidence: 99%
“…In fact, input part of these circuits is a sample and hold circuit, which in simplest form consists of four switches, a single sampling capacitor and at least two noncovering clocks. Some simple and efficient techniques to produce high‐quality clocks are presented in Biabanifard, Largani, and Asadi and Parsan and Ayatollahi and Mortazavi, Nabavi, and Amiri, which can be used to generate clocks for these circuits. Additionally, the first ∆∑ analog to digital converter using CBSC technique is presented in which include dying fabrication.…”
Section: Introductionmentioning
confidence: 99%