2010
DOI: 10.1109/tdmr.2010.2048032
|View full text |Cite
|
Sign up to set email alerts
|

DC and RF Degradation Induced by High RF Power Stresses in 0.18- $\mu\hbox{m}$ nMOSFETs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

1
5
0

Year Published

2011
2011
2022
2022

Publication Types

Select...
5
3

Relationship

1
7

Authors

Journals

citations
Cited by 17 publications
(6 citation statements)
references
References 25 publications
1
5
0
Order By: Relevance
“…Also the amount of degradation produced by changing VDD or PIN is similar. These observations denote similar relevance of the DC and RF components in the aging degradation, in agreement with some previous simulation [24] and experimental [13] works.…”
Section: A Nmos and Pmos Degradation With DC And Rf Stresssupporting
confidence: 92%
See 1 more Smart Citation
“…Also the amount of degradation produced by changing VDD or PIN is similar. These observations denote similar relevance of the DC and RF components in the aging degradation, in agreement with some previous simulation [24] and experimental [13] works.…”
Section: A Nmos and Pmos Degradation With DC And Rf Stresssupporting
confidence: 92%
“…Previous works have evaluated experimentally the aging degradation of RF PA circuits, but some in the context of switched operation (class-E) [11], [12], and only a few analyzed linear PAs (class A or AB) [13], [14], [15]. In these works, aging is observed as a function of time but only in one or a few stress situations.…”
Section: Introductionmentioning
confidence: 99%
“…In our stress experiments, however, no noticeable increase in gate leakage current was detected when V DD2 was stressed at 3.5, 4, and 4.5 V. This suggests that no transistor oxide hard breakdown occurred since hard breakdown typically results in a sudden surge of gate current [18], [19] and could collapse RF performances. In addition, the ADS circuit simulation indicates that the peak drain-gate voltage of the cascode transistor with the oxide thickness of 4.08 nm results in a smaller electric field than the critical field for oxide breakdown [20]. The oxide under this high RF and elevated dc stresses at V DD2 = 4.5 V may experience some kind of soft breakdown [20], which deteriorates the PA circuit performances further.…”
Section: Physical Insight Through the Mixed-mode Device And Circumentioning
confidence: 99%
“…In addition, the ADS circuit simulation indicates that the peak drain-gate voltage of the cascode transistor with the oxide thickness of 4.08 nm results in a smaller electric field than the critical field for oxide breakdown [20]. The oxide under this high RF and elevated dc stresses at V DD2 = 4.5 V may experience some kind of soft breakdown [20], which deteriorates the PA circuit performances further. Soft breakdown increases the gate leakage current noise due to formulation of random defects and conducting path within the oxide [21].…”
Section: Physical Insight Through the Mixed-mode Device And Circumentioning
confidence: 99%
“…Furthermore, many works have applied RF stress to the drain by using a load-pull setup to perform on-wafer RF stress measurements [18,19,20], but RF stress applied to the gate is only marginally mentioned in the literature. Even though some studies the RF stress applied on the gate through the use of load-pull, the degradation of the devices was only focused on liner drain current and S parameters [21].…”
Section: Introductionmentioning
confidence: 99%