2021 Second International Symposium on Instrumentation, Control, Artificial Intelligence, and Robotics (ICA-SYMP) 2021
DOI: 10.1109/ica-symp50206.2021.9358447
|View full text |Cite
|
Sign up to set email alerts
|

Configurable Hardware Architecture of Multidimensional Convolution Coprocessor

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
0
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 4 publications
0
0
0
Order By: Relevance
“…Ref. [9] included parallel processing elements (PEs) for PW convolution and DW convolution, respectively, and implemented pipeline operations between convolutional layers. Refs.…”
Section: Introductionmentioning
confidence: 99%
“…Ref. [9] included parallel processing elements (PEs) for PW convolution and DW convolution, respectively, and implemented pipeline operations between convolutional layers. Refs.…”
Section: Introductionmentioning
confidence: 99%