Comparison of SVPWM for five level NPC H-bridge inverter and traditional five level NPC inverter based on line-voltage coordinate system

Chang, Haotian; Wei, Rong; Ge, Qiongxuan; Wang, Xiaoxin; Zhu, Hongyang

doi:10.1109/icems.2015.7385100

Cited by 8 publications

(6 citation statements)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In this paper, the vector selection and calculation are based on the line-voltage coordinate system [6]. Assuming the three-phase reference voltages are U a , U b , and U c , the a-b-c coordinate is converted to the ab-bc-ca line-voltage coordinate and unitized as Equation 3.…”

Section: Vector Selection and Vector Duration Timementioning

confidence: 99%

“…SHEPWM is kind of offline strategy that requires excellent storage performance [5]. Moreover, various multilevel converter topologies have been studied, such as neutral-point-clamped (NPC) [6], cascaded H-Bridge (CHB) [7], modular multilevel converter (MMC) [8], and Matrix converter [9]. Among all of the topologies, the neutral-point-clamped and the cascaded H-Bridge are the two most widely used, and they are suitable for medium-voltage, high-power drives [10,11].…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

A Method for the Simultaneous Suppression of DC Capacitor Fluctuations and Common-Mode Voltage in a Five-Level NPC/H Bridge Inverter

Song

et al. 2019

Energies

View full text Add to dashboard Cite

To suppress the direct current (DC) capacitor voltage fluctuations and the common-mode voltage (CMV) in a three-phase, five-level, neutral-point-clamped (NPC)/H-bridge inverter, this paper analyzes the influence of all voltage vectors on the neutral point potential of each phase under different pulse mappings in detail with an explanation of the CMV distribution. Then, based on the traditional space vector pulse width modulation (SVPWM) algorithm, a dual-pulse-mapping algorithm is proposed to suppress the DC capacitor fluctuations and the CMV simultaneously. In the algorithm, the reference voltage synthesis selects the voltage vector that has the smallest CMV value as the priority. In addition, the two kinds of pulse mappings that have opposite effects on the neutral point potential are switched to output. At the same time, regulating factors are introduced to adjust the working time of each voltage vector under the two pulse mappings; then, the capacitor voltages can be balanced. Both the simulation and experiment demonstrate the algorithm’s effectiveness.

show abstract

Section: Vector Selection and Vector Duration Timementioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

A Method for the Simultaneous Suppression of DC Capacitor Fluctuations and Common-Mode Voltage in a Five-Level NPC/H Bridge Inverter

Song

et al. 2019

Energies

View full text Add to dashboard Cite

show abstract

“…Figure 1 shows the topology of the NPC/H-Bridge five-level converter. As shown, compared to the conventional neutral-point-clamped (NPC) [25], flying capacitor (FC) [26] topologies, this topology needs fewer clamping diodes or capacitors, which reduces the cost and improves the stability of system. Besides, compared to the modular multilevel converters (MMC) [27] cascaded H-Bridge (CHB) [28] topology, the number of DC-side power supplies can be reduced, and then the large number of capacitors or the bulky multiple isolation transformers can be reduced.…”

Section: Modulationmentioning

confidence: 99%

An Improved Imperialist Competitive Algorithm to Solve the Selected Harmonic Elimination Pulse-Width Modulation in Multilevel Converters

et al. 2018

View full text Add to dashboard Cite

The traditional intelligent algorithms for the selected harmonic elimination pulse-width modulation (SHEPWM) of multilevel converters provide low convergent rate and low accuracy of solutions when solving quarter-wave symmetry nonlinear equations. To obviate this problem and obtain a better modulating performance, an improved imperialist competition algorithm is proposed. The proposed algorithm enhances the global search ability by using moving imperialists. Also, a novel type of particles, named independent countries, are proposed to help the algorithm jump out of the local optimum. These independent countries change their positions using swarm intelligence. Compared with the existing particle swarm algorithm and genetic algorithm, the proposed algorithm has significant advantages by improving the accuracy of solutions and the rate of convergence. Finally, the correctness and effectiveness of the proposed algorithm are verified and evaluated by simulation and experimental results.

show abstract

“…3 b , NTV modulation uses triangle

Δ_{2}

while STV modulation uses triangle

T_{1}

. According to [30, 31], the length of the projections from

{bold-italicV}_{ref}

to the sides of triangle will decide the duty ratios of vectors. Assuming the height of NTV triangle

Δ_{2}

is of unity, the duty ratios of NTV are

l, m

and n for

{bold-italicV}_{S 1}, {bold-italicV}_{normalM}

and

{bold-italicV}_{L 1}

, respectively, as depicted in Fig.…”

Section: Development Of Duty Ratios Relations Between Ntv and Non‐nmentioning

confidence: 99%

Hybrid modulation strategy for eliminating low‐frequency NP voltage oscillations in NPC using redistribution of NTV duty ratios

Narendrababu¹,

Agarwal²

2017

IET Power Electronics

View full text Add to dashboard Cite

Neutral point (NP) clamped (NPC) inverters produce low-frequency NP voltage oscillations when modulated with nearest three-vector (NTV) methods for certain loading conditions. Non-NTV modulations can address these oscillations at the expense of increased switching frequency, output voltage distortion and complexity. This study presents a new generalised algorithm to implement hybrid modulation strategies which can also eliminate NP voltage oscillations using a combination of the aforementioned methods. The proposed algorithm avoids abrupt changeover between the two modulations and ensures minimum contribution of non-NTV operation and hence its drawbacks. Moreover, the algorithm is computationally efficient compared with its counterparts, since it only uses redistributed NTV duty ratios to generate NTV and non-NTV modulations instead of using two separate complex algorithms which result in increased computational burden. A non-NTV method called selected three-vector (STV) modulation is chosen to perform the detailed analysis of above proposed algorithm for hybrid NTV-STV modulation. Additionally, a simplified STV (SSTV) is derived to develop a new hybrid NTV-SSTV modulation strategy which further reduces losses and complexity compared with the hybrid NTV-STV modulation, without affecting the performance of NPC. The proposed algorithm and the derived hybrid modulation strategy are validated using simulation and experimental results.

show abstract

Comparison of SVPWM for five level NPC H-bridge inverter and traditional five level NPC inverter based on line-voltage coordinate system

Cited by 8 publications

References 4 publications

A Method for the Simultaneous Suppression of DC Capacitor Fluctuations and Common-Mode Voltage in a Five-Level NPC/H Bridge Inverter

A Method for the Simultaneous Suppression of DC Capacitor Fluctuations and Common-Mode Voltage in a Five-Level NPC/H Bridge Inverter

An Improved Imperialist Competitive Algorithm to Solve the Selected Harmonic Elimination Pulse-Width Modulation in Multilevel Converters

Hybrid modulation strategy for eliminating low‐frequency NP voltage oscillations in NPC using redistribution of NTV duty ratios

Contact Info

Product

Resources

About